77298c6820
Add processor power limits control support to configure values for alderlake soc based platforms. BRANCH=None BUG=None TEST=Build and test on alderlake rvp board Change-Id: I9dc37c7a43e6bd6f1ff5e8a97e22a0c7ac421802 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51397 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
82 lines
2 KiB
C
82 lines
2 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/*
|
|
* This file is created based on Intel Alder Lake Processor SA Datasheet
|
|
* Document number: 619503
|
|
* Chapter number: 3
|
|
*/
|
|
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <delay.h>
|
|
#include <intelblocks/power_limit.h>
|
|
#include <intelblocks/systemagent.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/soc_chip.h>
|
|
#include <soc/systemagent.h>
|
|
|
|
/*
|
|
* SoC implementation
|
|
*
|
|
* Add all known fixed memory ranges for Host Controller/Memory
|
|
* controller.
|
|
*/
|
|
void soc_add_fixed_mmio_resources(struct device *dev, int *index)
|
|
{
|
|
static const struct sa_mmio_descriptor soc_fixed_resources[] = {
|
|
{ PCIEXBAR, CONFIG_MMCONF_BASE_ADDRESS, CONFIG_MMCONF_LENGTH,
|
|
"PCIEXBAR" },
|
|
{ MCHBAR, MCH_BASE_ADDRESS, MCH_BASE_SIZE, "MCHBAR" },
|
|
{ DMIBAR, DMI_BASE_ADDRESS, DMI_BASE_SIZE, "DMIBAR" },
|
|
{ EPBAR, EP_BASE_ADDRESS, EP_BASE_SIZE, "EPBAR" },
|
|
{ REGBAR, REG_BASE_ADDRESS, REG_BASE_SIZE, "REGBAR" },
|
|
{ EDRAMBAR, EDRAM_BASE_ADDRESS, EDRAM_BASE_SIZE, "EDRAMBAR" },
|
|
};
|
|
|
|
sa_add_fixed_mmio_resources(dev, index, soc_fixed_resources,
|
|
ARRAY_SIZE(soc_fixed_resources));
|
|
|
|
/* Add Vt-d resources if VT-d is enabled */
|
|
if ((pci_read_config32(dev, CAPID0_A) & VTD_DISABLE))
|
|
return;
|
|
|
|
sa_add_fixed_mmio_resources(dev, index, soc_vtd_resources,
|
|
ARRAY_SIZE(soc_vtd_resources));
|
|
}
|
|
|
|
/*
|
|
* SoC implementation
|
|
*
|
|
* Perform System Agent Initialization during Ramstage phase.
|
|
*/
|
|
void soc_systemagent_init(struct device *dev)
|
|
{
|
|
struct soc_power_limits_config *soc_config;
|
|
config_t *config;
|
|
|
|
/* Enable Power Aware Interrupt Routing */
|
|
enable_power_aware_intr();
|
|
|
|
/* Enable BIOS Reset CPL */
|
|
enable_bios_reset_cpl();
|
|
|
|
/* Configure turbo power limits 1ms after reset complete bit */
|
|
mdelay(1);
|
|
config = config_of_soc();
|
|
soc_config = &config->power_limits_config;
|
|
set_power_limits(MOBILE_SKU_PL1_TIME_SEC, soc_config);
|
|
}
|
|
|
|
uint32_t soc_systemagent_max_chan_capacity_mib(u8 capid0_a_ddrsz)
|
|
{
|
|
switch (capid0_a_ddrsz) {
|
|
case 1:
|
|
return 8192;
|
|
case 2:
|
|
return 4096;
|
|
case 3:
|
|
return 2048;
|
|
default:
|
|
return 65536;
|
|
}
|
|
}
|