8f89549d3c
This patch adds support for Intel Xeon-SP. This patch is developed and verified with Skylake Scalable Processor, which is a processor in Xeon-SP family. The code is expected to be reusable for future geneations of Xeon-SP processors, and will be updated with smaller targeted patches accordingly, to add support for additional Xeon-SP processors, to add features, and to improve the code base. The Skylake-SP FSP is based on FSP 2.0. The FSP is a proof-of-concept build. The binary is not shared in public, when this patch is upstreamed. Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Signed-off-by: Reddy Chagam <anjaneya.chagam@intel.com> Tested-by: johnny_lin@wiwynn.com Change-Id: Idc9c3bee17caf8b4841f0bc190cb1aa9d38fc23e Reviewed-on: https://review.coreboot.org/c/coreboot/+/38548 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
50 lines
1.7 KiB
Text
50 lines
1.7 KiB
Text
# Load all chipsets
|
|
source "src/soc/intel/apollolake/Kconfig"
|
|
source "src/soc/intel/baytrail/Kconfig"
|
|
source "src/soc/intel/braswell/Kconfig"
|
|
source "src/soc/intel/broadwell/Kconfig"
|
|
source "src/soc/intel/cannonlake/Kconfig"
|
|
source "src/soc/intel/denverton_ns/Kconfig"
|
|
source "src/soc/intel/quark/Kconfig"
|
|
source "src/soc/intel/skylake/Kconfig"
|
|
source "src/soc/intel/icelake/Kconfig"
|
|
source "src/soc/intel/tigerlake/Kconfig"
|
|
source "src/soc/intel/xeon_sp/Kconfig"
|
|
|
|
# Load common config
|
|
source "src/soc/intel/common/Kconfig"
|
|
|
|
config INTEL_HAS_TOP_SWAP
|
|
bool
|
|
help
|
|
Set this config if the Intel SoC supports top swap feature
|
|
|
|
config INTEL_ADD_TOP_SWAP_BOOTBLOCK
|
|
bool "Include a Top swap bootblock"
|
|
default n
|
|
depends on INTEL_HAS_TOP_SWAP
|
|
help
|
|
Intel PCH/Southbridges have feature that it is possible to have
|
|
the southbridge/PCH look for the bootblock at a 64K or
|
|
128K/256K/512K/1MB (in case of newer SoCs) offset
|
|
instead of the usual top of flash.
|
|
Select this to put a 'second' bootblock.
|
|
|
|
config INTEL_TOP_SWAP_BOOTBLOCK_SIZE
|
|
hex "Size of top swap boot block"
|
|
depends on INTEL_ADD_TOP_SWAP_BOOTBLOCK
|
|
default 0x10000
|
|
help
|
|
Set this config to a supported topswap size.
|
|
Valid sizes: 0x10000 0x20000 0x40000 0x80000 0x100000
|
|
|
|
config INTEL_TOP_SWAP_FIT_ENTRY_FMAP_REG
|
|
string
|
|
depends on INTEL_ADD_TOP_SWAP_BOOTBLOCK
|
|
help
|
|
Use this config to specify the name of a FMAP region (which should
|
|
hold a microcode) whose address as the first entry in the topswap FIT.
|
|
This is useful in creating a asymmetric FIT in top swap bootblock
|
|
than the one in non-topswap bootblock. This string will be passed
|
|
onto ifittool (-A -n option). ifittool will not parse the region for MCU
|
|
entries, and only locate the region and insert its address into FIT.
|