29f351e7df
Add the Audio DSP device for apollolake as a PCI driver with a static scan_bus handler so generic devices can be declared under it. This is for devices like the Maxim 98357A which is connected on the I2S bus for data but has no control channel bus and instead just has a GPIO for channel selection and power down control and needs to describe that GPIO connection to the OS via ACPI. Change-Id: Icb97ccf7d6a9034877614d49166bc9e4fe659b12 Signed-off-by: Harsha Priya <harshapriya.n@intel.com> Reviewed-on: https://review.coreboot.org/15528 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
131 lines
3.9 KiB
Makefile
131 lines
3.9 KiB
Makefile
ifeq ($(CONFIG_SOC_INTEL_APOLLOLAKE),y)
|
|
|
|
subdirs-y += ../../../cpu/intel/microcode
|
|
subdirs-y += ../../../cpu/intel/turbo
|
|
subdirs-y += ../../../cpu/x86/lapic
|
|
subdirs-y += ../../../cpu/x86/mtrr
|
|
subdirs-y += ../../../cpu/x86/smm
|
|
subdirs-y += ../../../cpu/x86/tsc
|
|
subdirs-y += ../../../cpu/x86/cache
|
|
|
|
bootblock-y += bootblock/bootblock.c
|
|
bootblock-y += bootblock/cache_as_ram.S
|
|
bootblock-y += bootblock/bootblock.c
|
|
bootblock-y += car.c
|
|
bootblock-y += gpio.c
|
|
bootblock-y += lpc_lib.c
|
|
bootblock-y += mmap_boot.c
|
|
bootblock-y += pmutil.c
|
|
bootblock-y += spi.c
|
|
bootblock-y += tsc_freq.c
|
|
bootblock-$(CONFIG_SOC_UART_DEBUG) += uart_early.c
|
|
|
|
romstage-y += car.c
|
|
romstage-$(CONFIG_PLATFORM_USES_FSP2_0) += romstage.c
|
|
romstage-y += gpio.c
|
|
romstage-y += i2c_early.c
|
|
romstage-$(CONFIG_SOC_UART_DEBUG) += uart_early.c
|
|
romstage-y += lpc_lib.c
|
|
romstage-y += memmap.c
|
|
romstage-y += meminit.c
|
|
romstage-y += mmap_boot.c
|
|
romstage-y += tsc_freq.c
|
|
romstage-y += pmutil.c
|
|
romstage-y += reset.c
|
|
romstage-y += spi.c
|
|
|
|
smm-y += mmap_boot.c
|
|
smm-y += pmutil.c
|
|
smm-y += smihandler.c
|
|
smm-y += spi.c
|
|
smm-y += tsc_freq.c
|
|
smm-y += uart_early.c
|
|
|
|
ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
|
|
ramstage-y += cpu.c
|
|
ramstage-y += chip.c
|
|
ramstage-y += dsp.c
|
|
ramstage-y += gpio.c
|
|
ramstage-y += graphics.c
|
|
ramstage-y += i2c.c
|
|
ramstage-$(CONFIG_SOC_UART_DEBUG) += uart_early.c
|
|
ramstage-y += lpc.c
|
|
ramstage-y += lpc_lib.c
|
|
ramstage-y += memmap.c
|
|
ramstage-y += mmap_boot.c
|
|
ramstage-y += p2sb.c
|
|
ramstage-y += uart.c
|
|
ramstage-y += nhlt.c
|
|
ramstage-y += northbridge.c
|
|
ramstage-y += spi.c
|
|
ramstage-y += tsc_freq.c
|
|
ramstage-y += pmutil.c
|
|
ramstage-y += pmc.c
|
|
ramstage-y += reset.c
|
|
ramstage-y += smi.c
|
|
ramstage-y += spi.c
|
|
|
|
postcar-y += exit_car.S
|
|
postcar-y += memmap.c
|
|
postcar-y += mmap_boot.c
|
|
postcar-y += spi.c
|
|
postcar-$(CONFIG_SOC_UART_DEBUG) += uart_early.c
|
|
postcar-y += tsc_freq.c
|
|
|
|
verstage-y += car.c
|
|
verstage-y += i2c_early.c
|
|
verstage-y += memmap.c
|
|
verstage-y += mmap_boot.c
|
|
verstage-$(CONFIG_SOC_UART_DEBUG) += uart_early.c
|
|
verstage-y += tsc_freq.c
|
|
verstage-y += pmutil.c
|
|
verstage-y += reset.c
|
|
verstage-y += spi.c
|
|
|
|
CPPFLAGS_common += -I$(src)/soc/intel/apollolake/include
|
|
|
|
# Since FSP-M runs in CAR we need to relocate it to a specific address
|
|
$(CONFIG_FSP_M_CBFS)-options := -b $(CONFIG_FSP_M_ADDR)
|
|
|
|
ifeq ($(CONFIG_NEED_LBP2),y)
|
|
files_added::
|
|
$(CBFSTOOL) $(obj)/coreboot.rom write -r $(CONFIG_LBP2_FMAP_NAME) -f $(CONFIG_LBP2_FILE_NAME) --fill-upward
|
|
endif
|
|
|
|
# Bootblock on Apollolake platform lies in the IFWI region. In order to place
|
|
# the bootblock at the right location in IFWI image -
|
|
# a. Using ifwitool:
|
|
# 1. Create IFWI image (ifwi.bin.tmp) from input image
|
|
# (CONFIG_IFWI_FILE_NAME).
|
|
# 2. Delete OBBP sub-partition, if present.
|
|
# 3. Replace IBBL directory entry in IBBP sub-partition with currently
|
|
# generated bootblock.bin.
|
|
# b. Using cbfstool:
|
|
# 1. Write ifwi.bin.tmp to coreboot.rom using CONFIG_IFWI_FMAP_NAME.
|
|
ifeq ($(CONFIG_NEED_IFWI),y)
|
|
files_added:: $(IFWITOOL)
|
|
$(IFWITOOL) $(CONFIG_IFWI_FILE_NAME) create -f $(objcbfs)/ifwi.bin.tmp
|
|
$(IFWITOOL) $(objcbfs)/ifwi.bin.tmp delete -n OBBP
|
|
$(IFWITOOL) $(objcbfs)/ifwi.bin.tmp replace -n IBBP -f $(objcbfs)/bootblock.bin -d -e IBBL
|
|
$(CBFSTOOL) $(obj)/coreboot.rom write -r $(CONFIG_IFWI_FMAP_NAME) -f $(objcbfs)/ifwi.bin.tmp --fill-upward
|
|
endif
|
|
|
|
# DSP firmware settings files.
|
|
NHLT_BLOB_PATH = 3rdparty/blobs/soc/intel/apollolake/nhlt-blobs
|
|
DMIC_2CH_48KHZ_16B = dmic-2ch-48khz-16b.bin
|
|
MAX98357_RENDER = max98357-render-2ch-48khz-24b.bin
|
|
DA7219_RENDER_CAPTURE = dialog-2ch-48khz-24b.bin
|
|
|
|
cbfs-files-$(CONFIG_NHLT_DMIC_2CH) += $(DMIC_2CH_48KHZ_16B)
|
|
$(DMIC_2CH_48KHZ_16B)-file := $(NHLT_BLOB_PATH)/$(DMIC_2CH_48KHZ_16B)
|
|
$(DMIC_2CH_48KHZ_16B)-type := raw
|
|
|
|
cbfs-files-$(CONFIG_NHLT_MAX98357) += $(MAX98357_RENDER)
|
|
$(MAX98357_RENDER)-file := $(NHLT_BLOB_PATH)/$(MAX98357_RENDER)
|
|
$(MAX98357_RENDER)-type := raw
|
|
|
|
cbfs-files-$(CONFIG_NHLT_DA7219) += $(DA7219_RENDER_CAPTURE)
|
|
$(DA7219_RENDER_CAPTURE)-file := $(NHLT_BLOB_PATH)/$(DA7219_RENDER_CAPTURE)
|
|
$(DA7219_RENDER_CAPTURE)-type := raw
|
|
|
|
endif
|