coreboot-kgpe-d16/src
Edward O'Callaghan 6e56de3d20 Jetway NF81-T56N-LF [2/2]: actually implement mainboard support.
Step 2: change the Persimmon code to adapt it to the new board's hardware.

The NF81-T56N-LF is a IPC form factor embedded board:
- AMD Fusion G-T56N (1.65 GHz dual core) APU
  - 2x SO-DIMM sockets for DDR3 800-1066 SDRAM (Fixed at 1.5V)
  - VGA and LVDS (via Analogix ANX3110)
- AMD A55E (Hudson-E1) southbridge
  - 6x USB 2.0/1.1 ports
  - 5x SATA3 6Gb/s, 1x mSATA socket
  - 6-Channel HD Audio (via VIA VT1705)
  - PCI and ISA (via ITE IT8888)??
  - NEC uPD78F0532 microcontroller on I2C ("SEMA")??
- 2x RJ45 GbE (via Realtek RTL8111E x2)
- Fintek F71869AD Super I/O
  - PS/2 KB/MS port
  - RS232 header (via Unisonic UTC 75232 RS232 driver/receiver)
  - GPIO header
  - CIR header
- 1x MXIC MX25L1606E (SO8, soldered) 16 Mbit SPI flash (BIOS)

Note: MX25L1606E is 16Mbit, 8bits in a byte, so 2MB. Jetway *lies*
claiming the SPI flash is 16MB. They also use red pen over the chip
so you wont see this deceit.

Change-Id: I03ccc58bc782e800aeef0d19679ce060277b0c04
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/4801
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2014-02-16 04:51:47 +01:00
..
arch coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
console console/uart8250*: Remove inclusion of mc146818rtc.h 2014-02-15 22:56:18 +01:00
cpu coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
device PCI: Add capability list parser to romstage 2014-02-12 22:01:00 +01:00
drivers usbdebug: Split to USB host/device 2014-02-12 21:55:56 +01:00
ec chromeec: allow override of i8042 interrupt 2014-01-30 05:36:33 +01:00
include coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
lib coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
mainboard Jetway NF81-T56N-LF [2/2]: actually implement mainboard support. 2014-02-16 04:51:47 +01:00
northbridge Eliminate some ASL warnings 2014-02-13 01:04:02 +01:00
soc coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
southbridge lynxpoint: Do not put SerialIO devices into D3Hot in ACPI mode 2014-02-12 23:31:19 +01:00
superio superio/fintek: Document Fintek F71869AD code. 2014-02-13 17:14:20 +01:00
vendorcode coreboot: infrastructure for different ramstage loaders 2014-02-15 18:39:29 +01:00
Kconfig Kconfig: Move vendorcode menu up from the bottom to above Chipset menu 2014-02-11 21:37:29 +01:00