c803f65206
Some cases could not be factored out while keeping reproducibility. Also mark some potential bugs with a FIXME comment, since fixing them while also keeping the binary unchanged is pretty much impossible. Tested with BUILD_TIMELESS=1, Asus P8Z77-V LX2 does not change. Change-Id: Iafe62d952a146bf53a28a1a83b87a3ae31f46720 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42152 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
52 lines
1.4 KiB
C
52 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <device/pci_def.h>
|
|
#include <device/pci_ops.h>
|
|
#include <device/pci_ids.h>
|
|
#include "pch.h"
|
|
|
|
static void pci_init(struct device *dev)
|
|
{
|
|
u16 reg16;
|
|
|
|
printk(BIOS_DEBUG, "PCI init.\n");
|
|
/* Enable Bus Master */
|
|
pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
|
|
|
|
/* This device has no interrupt */
|
|
pci_write_config8(dev, INTR, 0xff);
|
|
|
|
/* disable parity error response and SERR */
|
|
pci_and_config16(dev, PCI_BRIDGE_CONTROL,
|
|
~(PCI_BRIDGE_CTL_PARITY | PCI_BRIDGE_CTL_SERR));
|
|
|
|
/* Master Latency Count must be set to 0x04! */
|
|
pci_update_config8(dev, SMLT, 0x07, (0x04 << 3));
|
|
|
|
/* Clear errors in status registers. FIXME: do we need to do something? */
|
|
reg16 = pci_read_config16(dev, PSTS);
|
|
//reg16 |= 0xf900;
|
|
pci_write_config16(dev, PSTS, reg16);
|
|
|
|
reg16 = pci_read_config16(dev, SECSTS);
|
|
// reg16 |= 0xf900;
|
|
pci_write_config16(dev, SECSTS, reg16);
|
|
}
|
|
|
|
static struct device_operations device_ops = {
|
|
.read_resources = pci_bus_read_resources,
|
|
.set_resources = pci_dev_set_resources,
|
|
.enable_resources = pci_bus_enable_resources,
|
|
.init = pci_init,
|
|
.scan_bus = pci_scan_bridge,
|
|
.ops_pci = &pci_dev_ops_pci,
|
|
};
|
|
|
|
static const struct pci_driver pch_pci __pci_driver = {
|
|
.ops = &device_ops,
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
.device = 0x2448,
|
|
};
|