78b29f4567
dapc_init flow is the same on MT8186, MT8188 and MT8195. So move this
function to common/devapc.c
TEST=emerge-corsola coreboot; emerge-cherry coreboot;
emerge-geralt coreboot
TEST=devapc log is shown as expected and the system boots to kernel
Change-Id: I979c3a3721a82d40c9e2db7fbe62e14a9bbd53d8
Signed-off-by: Yidi Lin <yidilin@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/71137
Reviewed-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
75 lines
1.7 KiB
C
75 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
|
|
|
|
#include <bootmem.h>
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <soc/apusys.h>
|
|
#include <soc/apusys_devapc.h>
|
|
#include <soc/devapc.h>
|
|
#include <soc/dfd.h>
|
|
#include <soc/emi.h>
|
|
#include <soc/hdmi.h>
|
|
#include <soc/mcupm.h>
|
|
#include <soc/mmu_operations.h>
|
|
#include <soc/pcie.h>
|
|
#include <soc/sspm.h>
|
|
#include <soc/ufs.h>
|
|
#include <symbols.h>
|
|
|
|
void bootmem_platform_add_ranges(void)
|
|
{
|
|
if (CONFIG(MTK_DFD))
|
|
bootmem_add_range(DFD_DUMP_ADDRESS, DFD_DUMP_SIZE, BM_MEM_RESERVED);
|
|
}
|
|
|
|
static void soc_read_resources(struct device *dev)
|
|
{
|
|
ram_range(dev, 0, (uintptr_t)_dram, sdram_size());
|
|
}
|
|
|
|
static void soc_init(struct device *dev)
|
|
{
|
|
mtk_mmu_disable_l2c_sram();
|
|
dapc_init();
|
|
start_apusys_devapc();
|
|
apusys_init();
|
|
mcupm_init();
|
|
sspm_init();
|
|
|
|
if (CONFIG(MTK_DFD))
|
|
dfd_init();
|
|
|
|
ufs_disable_refclk();
|
|
hdmi_low_power_setting();
|
|
}
|
|
|
|
static struct device_operations soc_ops = {
|
|
.read_resources = soc_read_resources,
|
|
.set_resources = noop_set_resources,
|
|
.init = soc_init,
|
|
};
|
|
|
|
static struct device_operations pci_domain_ops = {
|
|
.read_resources = &mtk_pcie_domain_read_resources,
|
|
.set_resources = &mtk_pcie_domain_set_resources,
|
|
.scan_bus = &pci_domain_scan_bus,
|
|
.enable = &mtk_pcie_domain_enable,
|
|
};
|
|
|
|
static void enable_soc_dev(struct device *dev)
|
|
{
|
|
if (dev->path.type == DEVICE_PATH_CPU_CLUSTER)
|
|
dev->ops = &soc_ops;
|
|
else if (dev->path.type == DEVICE_PATH_DOMAIN) {
|
|
if (mainboard_needs_pcie_init())
|
|
dev->ops = &pci_domain_ops;
|
|
else
|
|
printk(BIOS_DEBUG, "Skip setting PCIe ops\n");
|
|
}
|
|
}
|
|
|
|
struct chip_operations soc_mediatek_mt8195_ops = {
|
|
CHIP_NAME("SOC Mediatek MT8195")
|
|
.enable_dev = enable_soc_dev,
|
|
};
|