5a1f597085
makes include/console/console.h and console/console.c usable both in __PRE_RAM__ and coreboot_ram stages. While debugging this, I removed an indirection from the e7520 ram init code (same as we did on a couple of other chipsets, removes some register pressure from romcc) Also, drop remainders of CONFIG_USE_INIT (except the one odd piece of dead code in cache_as_ram.inc) Then some ap_romstage.c fixes, at least the nvidia/l1_2pvv compiled for me with CONFIG_AP_CODE_IN_CAR set in Kconfig which it did not before. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5341 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
12 lines
217 B
C
12 lines
217 B
C
#ifndef RAMINIT_H
|
|
#define RAMINIT_H
|
|
|
|
#define DIMM_SOCKETS 4
|
|
struct mem_controller {
|
|
unsigned node_id;
|
|
// device_t f0, f1, f2, f3;
|
|
u16 channel0[DIMM_SOCKETS];
|
|
u16 channel1[DIMM_SOCKETS];
|
|
};
|
|
|
|
#endif /* RAMINIT_H */
|