516c0a5338
After measured boot is decoupled from verified boot in CB:35077, vboot_platform_is_resuming() is never vboot-specific, thus it is renamed to platform_is_resuming() and declared in bootmode.h. Change-Id: I29b5b88af0576c34c10cfbd99659a5cdc0c75842 Signed-off-by: Bill XIE <persmule@hardenedlinux.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39103 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
105 lines
2.1 KiB
C
105 lines
2.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <arch/acpi.h>
|
|
#include <arch/io.h>
|
|
#include <bootmode.h>
|
|
#include <device/pci_ops.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <assert.h>
|
|
|
|
#include "pmbase.h"
|
|
#include "pmutil.h"
|
|
|
|
/* LPC PM Base Address Register */
|
|
#define PMBASE 0x40
|
|
#define PMSIZE 0x80
|
|
|
|
/* PCI Configuration Space (D31:F0): LPC */
|
|
#if defined(__SIMPLE_DEVICE__)
|
|
#define PCH_LPC_DEV PCI_DEV(0, 0x1f, 0)
|
|
#else
|
|
#define PCH_LPC_DEV pcidev_on_root(0x1f, 0)
|
|
#endif
|
|
|
|
u16 lpc_get_pmbase(void)
|
|
{
|
|
#ifdef __SIMPLE_DEVICE__
|
|
/* Don't assume PMBASE is still the same */
|
|
return pci_read_config16(PCH_LPC_DEV, PMBASE) & 0xfffc;
|
|
#else
|
|
static u16 pmbase;
|
|
|
|
if (pmbase)
|
|
return pmbase;
|
|
|
|
pmbase = pci_read_config16(PCH_LPC_DEV, PMBASE) & 0xfffc;
|
|
|
|
return pmbase;
|
|
#endif
|
|
}
|
|
|
|
void write_pmbase32(const u8 addr, const u32 val)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u32)));
|
|
|
|
outl(val, lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
void write_pmbase16(const u8 addr, const u16 val)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u16)));
|
|
|
|
outw(val, lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
void write_pmbase8(const u8 addr, const u8 val)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u8)));
|
|
|
|
outb(val, lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
u32 read_pmbase32(const u8 addr)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u32)));
|
|
|
|
return inl(lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
u16 read_pmbase16(const u8 addr)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u16)));
|
|
|
|
return inw(lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
u8 read_pmbase8(const u8 addr)
|
|
{
|
|
ASSERT(addr <= (PMSIZE - sizeof(u8)));
|
|
|
|
return inb(lpc_get_pmbase() + addr);
|
|
}
|
|
|
|
int platform_is_resuming(void)
|
|
{
|
|
u16 reg16 = read_pmbase16(PM1_STS);
|
|
|
|
if (!(reg16 & WAK_STS))
|
|
return 0;
|
|
|
|
return acpi_sleep_from_pm1(reg16) == ACPI_S3;
|
|
}
|