coreboot-kgpe-d16/src/mainboard/intel/camelbackmountain_fsp/Kconfig
Nico Huber b4953a93aa cpu/x86/mtrr: Get rid of CACHE_ROM_SIZE_OVERRIDE
As far as I can see this Kconfig option was used wrong ever since it
was added. According to the commit message of 107f72e (Re-declare
CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR), it was only necessary
to prevent overlapping with CAR.

Let's handle the potential overlap in C macros instead and get rid
of that option. Currently, it was only used by most FSP1.0 boards,
and only because the `fsp1_0/Kconfig` set it to CBFS_SIZE (WTF?).

Change-Id: I4d0096f14a9d343c2e646e48175fe2127198a822
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/26566
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
2018-05-31 15:08:48 +00:00

41 lines
794 B
Text

if BOARD_INTEL_CAMELBACKMOUNTAIN_FSP
config BOARD_SPECIFIC_OPTIONS
def_bool y
select SOC_INTEL_FSP_BROADWELL_DE
select BOARD_ROMSIZE_KB_2048
select HAVE_ACPI_TABLES
select HAVE_OPTION_TABLE
select TSC_MONOTONIC_TIMER
select INTEGRATED_UART if FSP_PACKAGE_DEFAULT
select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
select SERIRQ_CONTINUOUS_MODE
config MAINBOARD_DIR
string
default "intel/camelbackmountain_fsp"
config MAINBOARD_PART_NUMBER
string
default "Camelback Mountain CRB"
config IRQ_SLOT_COUNT
int
default 18
config CBFS_SIZE
hex
default 0x00200000
config VIRTUAL_ROM_SIZE
hex
default 0x1000000
config DRIVERS_UART_8250IO
def_bool n
config FSP_PACKAGE_DEFAULT
bool "Configure defaults for the Intel FSP package"
default n
endif # BOARD_INTEL_CAMELBACKMOUNTAIN_FSP