coreboot-kgpe-d16/src
Andrew Bresticker b8936ad850 urara: Identity map DRAM/SRAM
Using identity_map(), map the DRAM/SRAM regions to themselves (which
happens to be using KUSEG on urara).

The bootblock (which still runs in KSEG0) sets up the identity mapping
in bootblock_mmu_init() so that ROM/RAM stages can be loaded into the
KUSEG address range.

The stack and pre-RAM CBMEM console also remain in KSEG0 since we
don't really care about their physical addresses.

Also splitting CBFS cache to pre and post RAM, to allow for larger
rambase images.

BUG=chrome-os-partner:36258
BRANCH=none
TEST=With the rest of coreboot and depthcharge patches applied:
    - booted urara into the kernel login prompt
    - from depthcharge CLI tried accessing memory below 0x100000 -
      observed the exception.

Change-Id: If78f1c5c54d3587fe83e25c79698b2e9e41d3309
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 9668b440b35805e8ce442be62f67053cedcb205e
Original-Change-Id: I187d02fa2ace08b9fb7a333c928e92c54465abc2
Original-Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/246694
Reviewed-on: http://review.coreboot.org/9816
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
2015-04-21 08:12:13 +02:00
..
arch urara: Identity map DRAM/SRAM 2015-04-21 08:12:13 +02:00
console Add console wrapper for UART driver 2015-04-14 21:25:34 +02:00
cpu uart: pass register width in the coreboot table 2015-04-17 09:53:39 +02:00
device rk3288: Add software I2C support 2015-04-17 09:59:19 +02:00
drivers flash: use two bytes of device ID to identify stmicro chips 2015-04-17 10:10:52 +02:00
ec chromeec: Fix printf formatting warning 2015-04-14 09:01:03 +02:00
include Arrange CBMEM table entries' IDs alphanumerically 2015-04-21 08:08:19 +02:00
lib chromeos: vboot2: Add TPM PCR extension support 2015-04-20 17:06:28 +02:00
mainboard urara: add config of SPI bus and correct selection of winbond flash 2015-04-21 08:08:12 +02:00
northbridge northbridge/amd/agesa/familyXY: Make NULL device op explicit 2015-04-09 19:34:22 +02:00
soc urara: Identity map DRAM/SRAM 2015-04-21 08:12:13 +02:00
southbridge southbridge/intel/bd82x6x: Add LPC id 0x1e49 for B75 chipset 2015-04-20 23:51:34 +02:00
superio kconfig: drop intermittend forwarder files 2015-04-07 17:40:28 +02:00
vendorcode chromeos: vboot2: Add TPM PCR extension support 2015-04-20 17:06:28 +02:00
Kconfig rk3288: Disable ramstage compression by default 2015-04-20 10:19:56 +02:00