.. |
acpi
|
acpi: Add function to simplify If (CondRefOf (..)) sequences
|
2021-07-12 07:34:44 +00:00 |
arch
|
ppc64/byteorder.h: define use of big endian
|
2021-07-09 11:46:30 +00:00 |
commonlib
|
timestamp,vc/google/chromeos/cr50: Add timestamp for enable update
|
2021-07-05 10:50:06 +00:00 |
console
|
Asm code: Use NO_EARLY_BOOTBLOCK_POSTCODES to remove Asm port80s
|
2021-06-25 15:51:20 +00:00 |
cpu
|
include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSR
|
2021-07-16 14:10:07 +00:00 |
device
|
src/device: Remove DEVICE_PATH_ESPI & DEVICE_PATH_LPC
|
2021-07-14 20:24:12 +00:00 |
drivers
|
drivers: spi_flash: Add Fast Read Dual I/O support
|
2021-07-15 14:05:34 +00:00 |
ec
|
ec/kontron/kempld: Add minimal GPIO driver
|
2021-07-16 04:12:36 +00:00 |
include
|
include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSR
|
2021-07-16 14:10:07 +00:00 |
lib
|
lib/thread: Verify threads are initialized before yielding
|
2021-07-15 21:50:27 +00:00 |
mainboard
|
mb/google/volteer/variants/collis: Redefine GPIO_EC_IN_RW to GPP_F17
|
2021-07-16 18:07:07 +00:00 |
northbridge
|
nb/intel/x4x: Expose x86_64 support
|
2021-07-06 06:09:48 +00:00 |
security
|
include/cpu/x86/msr: introduce IA32_MC_*(x) macros
|
2021-07-14 02:24:39 +00:00 |
soc
|
include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSR
|
2021-07-16 14:10:07 +00:00 |
southbridge
|
sb/intel/common: Hide IFD options if !HAVE_IFD_BIN
|
2021-07-14 08:14:41 +00:00 |
superio
|
|
|
vendorcode
|
vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2237_00
|
2021-07-13 15:14:56 +00:00 |
Kconfig
|
option: Allow mainboards to implement the API
|
2021-05-28 11:37:25 +00:00 |