941239d54d
* Add StarBook Mk V as new mainboard * Add option to disable Intel Management Engine via HECI Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I9675a6a8960d93ae6de285d8b25ffc48a763483e Reviewed-on: https://review.coreboot.org/c/coreboot/+/59564 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
26 lines
1,021 B
Markdown
26 lines
1,021 B
Markdown
Upcoming release - coreboot 4.16
|
|
================================
|
|
|
|
The 4.16 release is planned for February, 2022.
|
|
|
|
We are increasing the frequency of releases in order to enable others to release quarterly on
|
|
a fresher version of coreboot.
|
|
|
|
Update this document with changes that should be in the release notes.
|
|
|
|
* Please use Markdown.
|
|
* See the past few release notes for the general format.
|
|
* The chip and board additions and removals will be updated right
|
|
before the release, so those do not need to be added.
|
|
|
|
Significant changes
|
|
-------------------
|
|
|
|
### Add significant changes here
|
|
|
|
### Option to disable Intel Management Engine
|
|
Disable the Intel (CS)Management Engine via HECI based on Intel Core processors
|
|
from Skylake to Alderlake. State is set baed on a cmos value of `me_state`. A
|
|
value of `0` will result in a (CS)ME state of `0` (working) and value of `1`
|
|
will result in a (CS)ME state of `3` (disabled). For an example cmos layout and
|
|
more info, see [cse.c](../../src/soc/intel/common/block/cse/cse.c).
|