356b519049
Change-Id: I1f906c8c465108017bc4d08534653233078ef32d Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/20343 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
117 lines
2.9 KiB
C
117 lines
2.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <arch/acpi.h>
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <southbridge/intel/bd82x6x/nvs.h>
|
|
#include <southbridge/intel/bd82x6x/pch.h>
|
|
#include <southbridge/intel/bd82x6x/me.h>
|
|
#include <northbridge/intel/sandybridge/sandybridge.h>
|
|
#include <cpu/intel/model_206ax/model_206ax.h>
|
|
#include <elog.h>
|
|
|
|
/* Include EC functions */
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include "ec.h"
|
|
|
|
static u8 mainboard_smi_ec(void)
|
|
{
|
|
u8 cmd = google_chromeec_get_event();
|
|
u32 pm1_cnt;
|
|
|
|
#if IS_ENABLED(CONFIG_ELOG_GSMI)
|
|
/* Log this event */
|
|
if (cmd)
|
|
elog_add_event_byte(ELOG_TYPE_EC_EVENT, cmd);
|
|
#endif
|
|
|
|
switch (cmd) {
|
|
case EC_HOST_EVENT_LID_CLOSED:
|
|
printk(BIOS_DEBUG, "LID CLOSED, SHUTDOWN\n");
|
|
|
|
/* Go to S5 */
|
|
pm1_cnt = inl(smm_get_pmbase() + PM1_CNT);
|
|
pm1_cnt |= (0xf << 10);
|
|
outl(pm1_cnt, smm_get_pmbase() + PM1_CNT);
|
|
break;
|
|
}
|
|
|
|
return cmd;
|
|
}
|
|
|
|
void mainboard_smi_gpi(u32 gpi_sts)
|
|
{
|
|
if (gpi_sts & (1 << EC_SMI_GPI)) {
|
|
/* Process all pending events */
|
|
while (mainboard_smi_ec() != 0);
|
|
}
|
|
}
|
|
|
|
void mainboard_smi_sleep(u8 slp_typ)
|
|
{
|
|
/* Disable USB charging if required */
|
|
switch (slp_typ) {
|
|
case ACPI_S3:
|
|
if (smm_get_gnvs()->s3u0 == 0)
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
if (smm_get_gnvs()->s3u1 == 0)
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
break;
|
|
case ACPI_S5:
|
|
if (smm_get_gnvs()->s5u0 == 0)
|
|
google_chromeec_set_usb_charge_mode(
|
|
0, USB_CHARGE_MODE_DISABLED);
|
|
if (smm_get_gnvs()->s5u1 == 0)
|
|
google_chromeec_set_usb_charge_mode(
|
|
1, USB_CHARGE_MODE_DISABLED);
|
|
break;
|
|
}
|
|
|
|
/* Disable SCI and SMI events */
|
|
google_chromeec_set_smi_mask(0);
|
|
google_chromeec_set_sci_mask(0);
|
|
|
|
/* Clear pending events that may trigger immediate wake */
|
|
while (google_chromeec_get_event() != 0);
|
|
|
|
/* Enable wake events */
|
|
google_chromeec_set_wake_mask(LINK_EC_S3_WAKE_EVENTS);
|
|
}
|
|
|
|
#define APMC_ACPI_EN 0xe1
|
|
#define APMC_ACPI_DIS 0x1e
|
|
|
|
int mainboard_smi_apmc(u8 apmc)
|
|
{
|
|
switch (apmc) {
|
|
case APMC_ACPI_EN:
|
|
google_chromeec_set_smi_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0);
|
|
google_chromeec_set_sci_mask(LINK_EC_SCI_EVENTS);
|
|
break;
|
|
case APMC_ACPI_DIS:
|
|
google_chromeec_set_sci_mask(0);
|
|
/* Clear all pending events */
|
|
while (google_chromeec_get_event() != 0);
|
|
google_chromeec_set_smi_mask(LINK_EC_SMI_EVENTS);
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|