efcee9fadd
Remove the platform_bus_table routine and replace it with a link time table. This allows the handlers to be spread across multiple modules without any one module knowing about all of the handlers. Establish number ranges for both the SOC and mainboard. TEST=Build and run on Galileo Gen2 Change-Id: I0823d443d3352f31ba7fa20845bbf550b585c86f Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/14554 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) |
||
---|---|---|
.. | ||
apollolake | ||
baytrail | ||
braswell | ||
broadwell | ||
common | ||
fsp_baytrail | ||
fsp_broadwell_de | ||
quark | ||
skylake |