df946b8696
The dram controller cannot fully initialize the dram on warm reset (receive enable calibration consistently fails) therefore requiring cached timings. This option is mostly useful when rebooting after having flashed a new rom which overwrites the mrc cache region. Change-Id: I405c0eca076fe081641ede9a670f734c98cbf8fc Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/27100 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> |
||
---|---|---|
.. | ||
acpi | ||
acpi.c | ||
bootblock.c | ||
chip.h | ||
dq_dqs.c | ||
early_init.c | ||
gma.c | ||
iomap.h | ||
Kconfig | ||
Makefile.inc | ||
northbridge.c | ||
ram_calc.c | ||
raminit.c | ||
raminit_ddr23.c | ||
raminit_tables.c | ||
rcven.c | ||
x4x.h |