2c03ffc8df
Specify the type of the `MAINBOARD_PART_NUMBER` Kconfig symbol once instead of doing so on each and every mainboard. Change-Id: I3692f9e82fe90af4d0da1d037018a20aa1b45793 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56554 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
31 lines
646 B
Text
31 lines
646 B
Text
## SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
if BOARD_INTEL_HARCUVAR
|
|
|
|
config BOARD_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select SOC_INTEL_DENVERTON_NS
|
|
select BOARD_ROMSIZE_KB_16384
|
|
select HAVE_ACPI_TABLES
|
|
|
|
config MAINBOARD_DIR
|
|
default "intel/harcuvar"
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
default "Harcuvar CRB"
|
|
|
|
config ENABLE_FSP_MEMORY_DOWN
|
|
bool "Enable Memory Down"
|
|
default n
|
|
select HAVE_SPD_IN_CBFS
|
|
help
|
|
Select this option to enable Memory Down function.
|
|
|
|
config SPD_LOC
|
|
depends on ENABLE_FSP_MEMORY_DOWN
|
|
hex "SPD binary location in cbfs"
|
|
default 0xfffdf000
|
|
help
|
|
Location of SPD binary for memory down function.
|
|
|
|
endif # BOARD_INTEL_HARCUVAR
|