f1287266ab
Add DDR3 JEDEC init (Power up and Initialization by setting emrs regs) This also modifies the send_jedec_cmd function as DDR3 dimms can have ranks mirrored which needs to be accounted for. The ddr3_emrs1_config array is placed externally since it is also needed for write leveling. Change-Id: I510b8669aaa48ba99fb4dcf1ece716aef26741bb Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/22994 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> |
||
---|---|---|
.. | ||
e7505 | ||
fsp_rangeley | ||
fsp_sandybridge | ||
gm45 | ||
haswell | ||
i440bx | ||
i945 | ||
nehalem | ||
pineview | ||
sandybridge | ||
x4x |