coreboot-kgpe-d16/src/northbridge/amd
Timothy Pearson f3aa375f44 northbridge/amd/amdmct/mct_ddr3: Add missing Family 15h RDIMM Rtt values
The existing code did not set Rtt timing parameters when registered
DIMMs were used with Family 15h processors.  Set the Rtt values
according to the BKDG recommendations.

Change-Id: I80cd7f8aec12951611d802f33e5e167a41dd532e
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/12010
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
2015-11-15 02:44:36 +01:00
..
agesa AGESA BiosCallouts: Remove cast 2015-11-06 20:59:52 +01:00
amdfam10 northbridge/amd/amdfam10: Properly indicate node and channel in SMBIOS tables 2015-11-14 23:38:10 +01:00
amdht cpu/amd: Add CC6 support 2015-11-11 18:45:14 +01:00
amdk8 src/amd: Increase maximum blootblock execution count 2015-11-05 02:17:51 +01:00
amdmct northbridge/amd/amdmct/mct_ddr3: Add missing Family 15h RDIMM Rtt values 2015-11-15 02:44:36 +01:00
cimx tree: drop last paragraph of GPL copyright header 2015-10-31 21:37:39 +01:00
gx2 tree: drop last paragraph of GPL copyright header 2015-10-31 21:37:39 +01:00
lx tree: drop last paragraph of GPL copyright header 2015-10-31 21:37:39 +01:00
pi AMD binaryPI: Allow fine-tuning platform memory configuration 2015-11-09 14:00:38 +01:00