452d31ad75
The pattrs structure is intended for the supporting coreboot code to reference instead of going back to the source of the values (msrs, cpuid, etc). It essentially serves as a global structure for collecting attributes about the platform/processor. Additionally, the implementation provides a point during boot to hoook work before device enumeration/initialization by providing a init() function to soc_intel_baytrail_ops that is called before device work in the boot state machine. BUG=chrome-os-partner:22862 BUG=chrome-os-partner:22863 BRANCH=None TEST=Built and booted. Noted pattrs output. Change-Id: I073da8aca29635146fb0d4a2625b2b7564fd8414 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/170403 Reviewed-by: Shawn Nematbakhsh <shawnn@chromium.org> Reviewed-on: http://review.coreboot.org/4854 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
96 lines
2.6 KiB
C
96 lines
2.6 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2013 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <arch/pci_ops.h>
|
|
|
|
#include <baytrail/pci_devs.h>
|
|
#include <baytrail/ramstage.h>
|
|
#include "chip.h"
|
|
|
|
static void pci_domain_set_resources(device_t dev)
|
|
{
|
|
assign_resources(dev->link_list);
|
|
}
|
|
|
|
static struct device_operations pci_domain_ops = {
|
|
.read_resources = pci_domain_read_resources,
|
|
.set_resources = pci_domain_set_resources,
|
|
.enable_resources = NULL,
|
|
.init = NULL,
|
|
.scan_bus = pci_domain_scan_bus,
|
|
.ops_pci_bus = pci_bus_default_ops,
|
|
};
|
|
|
|
static void cpu_bus_init(device_t dev)
|
|
{
|
|
printk(BIOS_DEBUG, "cpu_bus_init()\n");
|
|
}
|
|
|
|
static void cpu_bus_noop(device_t dev) { }
|
|
|
|
static struct device_operations cpu_bus_ops = {
|
|
.read_resources = cpu_bus_noop,
|
|
.set_resources = cpu_bus_noop,
|
|
.enable_resources = cpu_bus_noop,
|
|
.init = cpu_bus_init,
|
|
.scan_bus = NULL,
|
|
};
|
|
|
|
|
|
static void enable_dev(device_t dev)
|
|
{
|
|
printk(BIOS_DEBUG, "enable_dev(%s, %d)\n",
|
|
dev_name(dev), dev->path.type);
|
|
/* Set the operations if it is a special bus type */
|
|
if (dev->path.type == DEVICE_PATH_DOMAIN) {
|
|
dev->ops = &pci_domain_ops;
|
|
} else if (dev->path.type == DEVICE_PATH_CPU_CLUSTER) {
|
|
dev->ops = &cpu_bus_ops;
|
|
}
|
|
}
|
|
|
|
/* Called at BS_DEV_INIT_CHIPS time -- very early. Just after BS_PRE_DEVICE. */
|
|
static void soc_init(void *chip_info)
|
|
{
|
|
baytrail_init_pre_device();
|
|
}
|
|
|
|
struct chip_operations soc_intel_baytrail_ops = {
|
|
CHIP_NAME("Intel BayTrail SoC")
|
|
.enable_dev = enable_dev,
|
|
.init = soc_init,
|
|
};
|
|
|
|
static void pci_set_subsystem(device_t dev, unsigned vendor, unsigned device)
|
|
{
|
|
if (!vendor || !device) {
|
|
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,
|
|
pci_read_config32(dev, PCI_VENDOR_ID));
|
|
} else {
|
|
pci_write_config32(dev, PCI_SUBSYSTEM_VENDOR_ID,
|
|
((device & 0xffff) << 16) | (vendor & 0xffff));
|
|
}
|
|
}
|
|
|
|
struct pci_operations soc_pci_ops = {
|
|
.set_subsystem = &pci_set_subsystem,
|
|
};
|