3a14338625
This patch includes support for both ICL ES0 and ES1 samples. Detailed document is here: Documentation/soc/intel/icelake/iceLake_coreboot_development.md TEST=Able to build and boot dragonegg. Change-Id: I2cc269cb0050bf5b031f48cfe114485c55ab8fa9 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/29749 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
30 lines
962 B
C
30 lines
962 B
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2018 Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <arch/acpi.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <variant/ec.h>
|
|
|
|
void mainboard_ec_init(void)
|
|
{
|
|
const struct google_chromeec_event_info info = {
|
|
.log_events = MAINBOARD_EC_LOG_EVENTS,
|
|
.sci_events = MAINBOARD_EC_SCI_EVENTS,
|
|
.s3_wake_events = MAINBOARD_EC_S3_WAKE_EVENTS,
|
|
.s5_wake_events = MAINBOARD_EC_S5_WAKE_EVENTS,
|
|
};
|
|
|
|
google_chromeec_events_init(&info, acpi_is_wakeup_s3());
|
|
}
|