43 lines
1.2 KiB
C
43 lines
1.2 KiB
C
|
/* Copyright 2018 The Chromium OS Authors. All rights reserved.
|
||
|
|
* Use of this source code is governed by a BSD-style license that can be
|
||
|
|
* found in the LICENSE file.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Icelake chipset power control module for Chrome EC */
|
||
|
|
|
||
|
|
#ifndef __CROS_EC_ICELAKE_H
|
||
|
|
#define __CROS_EC_ICELAKE_H
|
||
|
|
|
||
|
|
/* Input state flags. */
|
||
|
|
#define IN_PCH_SLP_S3_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_S3_DEASSERTED)
|
||
|
|
#define IN_PCH_SLP_S4_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_S4_DEASSERTED)
|
||
|
|
#define IN_PCH_SLP_SUS_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_SUS_DEASSERTED)
|
||
|
|
|
||
|
|
#define IN_ALL_PM_SLP_DEASSERTED (IN_PCH_SLP_S3_DEASSERTED | \
|
||
|
|
IN_PCH_SLP_S4_DEASSERTED | \
|
||
|
|
IN_PCH_SLP_SUS_DEASSERTED)
|
||
|
|
|
||
|
|
#define IN_PGOOD_ALL_CORE POWER_SIGNAL_MASK(X86_DSW_DPWROK)
|
||
|
|
|
||
|
|
#define IN_ALL_S0 (IN_PGOOD_ALL_CORE | IN_ALL_PM_SLP_DEASSERTED)
|
||
|
|
|
||
|
|
#define CHIPSET_G3S5_POWERUP_SIGNAL IN_PCH_SLP_SUS_DEASSERTED
|
||
|
|
|
||
|
|
#define CHARGER_INITIALIZED_DELAY_MS 100
|
||
|
|
#define CHARGER_INITIALIZED_TRIES 40
|
||
|
|
|
||
|
|
/* Power signals list */
|
||
|
|
enum power_signal {
|
||
|
|
X86_SLP_S0_DEASSERTED,
|
||
|
|
X86_SLP_S3_DEASSERTED,
|
||
|
|
X86_SLP_S4_DEASSERTED,
|
||
|
|
X86_SLP_SUS_DEASSERTED,
|
||
|
|
X86_RSMRST_L_PGOOD,
|
||
|
|
X86_DSW_DPWROK,
|
||
|
|
|
||
|
|
/* Number of X86 signals */
|
||
|
|
POWER_SIGNAL_COUNT
|
||
|
|
};
|
||
|
|
|
||
|
|
#endif /* __CROS_EC_ICELAKE_H */
|