coreboot_architecture.xopp
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
diagramme_chipset.xopp
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
diagramme_dual_cpu_node.xopp
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig1_schema_basique.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig2_diagramme_chipset.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig3_img_dual_processor_node.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig4_photo_die_opteron_comment.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig7_routage_transaction_sp5100.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig8_coreboot_architecture.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig9_coreboot_stages.png
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
fig9_coreboot_stages.svg
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |
sr5690_sp5100_interrupt.xopp
|
Chapter 1: cleared
|
2024-07-24 17:04:00 +02:00 |