2005-07-06 19:00:18 +02:00
|
|
|
#define ASSEMBLY 1
|
|
|
|
#define ASM_CONSOLE_LOGLEVEL 8
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <device/pci_def.h>
|
|
|
|
#include <arch/io.h>
|
|
|
|
#include <device/pnp_def.h>
|
|
|
|
#include <arch/romcc_io.h>
|
|
|
|
#include <arch/hlt.h>
|
|
|
|
#include "pc80/mc146818rtc_early.c"
|
|
|
|
#include "pc80/serial.c"
|
|
|
|
#include "arch/i386/lib/console.c"
|
|
|
|
#include "ram/ramtest.c"
|
|
|
|
#include "cpu/x86/mtrr/earlymtrr.c"
|
|
|
|
#include "cpu/x86/bist.h"
|
2005-07-06 19:16:11 +02:00
|
|
|
//#include "lib/delay.c"
|
2005-07-06 19:00:18 +02:00
|
|
|
#include "cpu/amd/sc520/raminit.c"
|
|
|
|
|
2005-07-06 19:03:01 +02:00
|
|
|
struct mem_controller {
|
|
|
|
int i;
|
|
|
|
};
|
2005-07-06 19:00:18 +02:00
|
|
|
|
|
|
|
static void hard_reset(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static void memreset_setup(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static void memreset(int controllers, const struct mem_controller *ctrl)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static inline void activate_spd_rom(const struct mem_controller *ctrl)
|
|
|
|
{
|
|
|
|
/* nothing to do */
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int spd_read_byte(unsigned device, unsigned address)
|
|
|
|
{
|
2005-07-06 19:03:01 +02:00
|
|
|
// return smbus_read_byte(device, address);
|
2005-07-06 19:00:18 +02:00
|
|
|
}
|
|
|
|
|
2005-07-06 19:03:01 +02:00
|
|
|
//#include "sdram/generic_sdram.c"
|
2005-07-06 19:00:18 +02:00
|
|
|
|
|
|
|
static void main(unsigned long bist)
|
|
|
|
{
|
2005-07-06 19:03:01 +02:00
|
|
|
/*
|
2005-07-06 19:00:18 +02:00
|
|
|
static const struct mem_controller memctrl[] = {
|
|
|
|
{
|
|
|
|
.d0 = PCI_DEV(0, 0, 0),
|
|
|
|
.channel0 = { (0xa<<3)|0, 0 },
|
|
|
|
},
|
|
|
|
};
|
2005-07-06 19:03:01 +02:00
|
|
|
*/
|
2005-07-06 19:00:18 +02:00
|
|
|
|
2005-07-06 19:03:03 +02:00
|
|
|
/*
|
2005-07-06 19:00:18 +02:00
|
|
|
if (bist == 0) {
|
|
|
|
early_mtrr_init();
|
|
|
|
}
|
2005-07-06 19:03:03 +02:00
|
|
|
*/
|
2005-07-06 19:16:11 +02:00
|
|
|
setupsc520();
|
2005-07-06 19:00:18 +02:00
|
|
|
uart_init();
|
|
|
|
console_init();
|
2005-07-06 19:16:13 +02:00
|
|
|
// while(1)
|
|
|
|
print_err("HI THERE!\r\n");
|
|
|
|
sizemem();
|
|
|
|
|
2005-07-06 19:00:18 +02:00
|
|
|
|
|
|
|
|
|
|
|
/* Halt if there was a built in self test failure */
|
2005-07-06 19:16:13 +02:00
|
|
|
// report_bist_failure(bist);
|
2005-07-06 19:00:18 +02:00
|
|
|
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
print_pci_devices();
|
|
|
|
#endif
|
2005-07-06 19:03:01 +02:00
|
|
|
#if 0
|
2005-07-06 19:00:18 +02:00
|
|
|
if(!bios_reset_detected()) {
|
|
|
|
enable_smbus();
|
|
|
|
#if 0
|
|
|
|
dump_spd_registers(&memctrl[0]);
|
|
|
|
// dump_smbus_registers();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
memreset_setup();
|
|
|
|
|
|
|
|
sdram_initialize(sizeof(memctrl)/sizeof(memctrl[0]), memctrl);
|
|
|
|
|
2005-07-06 19:03:01 +02:00
|
|
|
|
2005-07-06 19:00:18 +02:00
|
|
|
}
|
2005-07-06 19:03:01 +02:00
|
|
|
#endif
|
2005-07-06 19:00:18 +02:00
|
|
|
#if 0
|
|
|
|
else {
|
|
|
|
/* clear memory 1meg */
|
|
|
|
__asm__ volatile(
|
|
|
|
"1: \n\t"
|
|
|
|
"movl %0, %%fs:(%1)\n\t"
|
|
|
|
"addl $4,%1\n\t"
|
|
|
|
"subl $4,%2\n\t"
|
|
|
|
"jnz 1b\n\t"
|
|
|
|
:
|
|
|
|
: "a" (0), "D" (0), "c" (1024*1024)
|
|
|
|
);
|
|
|
|
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
dump_pci_devices();
|
|
|
|
#endif
|
|
|
|
#if 0
|
|
|
|
dump_pci_device(PCI_DEV(0, 0, 0));
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
#if 0
|
|
|
|
ram_check(0x00000000, msr.lo+(msr.hi<<32));
|
|
|
|
#else
|
|
|
|
#if 0
|
|
|
|
// Check 16MB of memory @ 0
|
|
|
|
ram_check(0x00000000, 0x01000000);
|
|
|
|
#else
|
|
|
|
// Check 16MB of memory @ 2GB
|
|
|
|
ram_check(0x80000000, 0x81000000);
|
|
|
|
#endif
|
|
|
|
#endif
|
|
|
|
*/
|
|
|
|
}
|