29 lines
974 B
C
29 lines
974 B
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
|
|
||
|
|
#ifndef CPU_INTEL_CAR_POST_CODES_H
|
||
|
|
#define CPU_INTEL_CAR_POST_CODES_H
|
||
|
|
|
||
|
|
#define POST_SOC_SET_DEF_MTRR_TYPE 0x21
|
||
|
|
#define POST_SOC_CLEAR_FIXED_MTRRS 0x22 // Intentional Duplicate
|
||
|
|
#define POST_SOC_DETERMINE_CPU_ADDR_BITS 0x22
|
||
|
|
#define POST_SOC_BSP_INIT 0x23
|
||
|
|
#define POST_SOC_COUNT_CORES 0x24
|
||
|
|
#define POST_SOC_CPU_HYPER_THREADING 0x25
|
||
|
|
#define POST_SOC_CPU_SIBLING_DELAY 0x26
|
||
|
|
#define POST_SOC_CPU_AP_INIT 0x27
|
||
|
|
#define POST_SOC_SET_MTRR_BASE 0x28
|
||
|
|
#define POST_SOC_SET_MTRR_MASK 0x29 // Intentional Duplicate
|
||
|
|
#define POST_SOC_AP_HALT 0x29
|
||
|
|
#define POST_SOC_SET_CAR_BASE 0x2a
|
||
|
|
#define POST_SOC_ENABLE_MTRRS 0x2b
|
||
|
|
#define POST_SOC_ENABLE_CACHE 0x2c
|
||
|
|
#define POST_SOC_DISABLE_CACHE 0x2d
|
||
|
|
#define POST_SOC_FILL_CACHE 0x2e
|
||
|
|
#define POST_BOOTBLOCK_BEFORE_C_ENTRY 0x2f
|
||
|
|
|
||
|
|
#define POST_POSTCAR_DISABLE_CACHE 0x30
|
||
|
|
#define POST_POSTCAR_DISABLE_DEF_MTRR 0x31
|
||
|
|
#define POST_POSTCAR_TEARDOWN_DONE 0x32
|
||
|
|
|
||
|
|
#endif
|