2006-08-03 18:48:18 +02:00
|
|
|
# Config file for the ThinCan dbe61
|
2006-07-28 18:06:16 +02:00
|
|
|
|
|
|
|
target dbe61
|
|
|
|
mainboard artecgroup/dbe61
|
|
|
|
|
2007-06-21 01:45:44 +02:00
|
|
|
# HACK to get the right TSC support.
|
|
|
|
option CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2=1
|
|
|
|
|
2006-12-15 12:42:16 +01:00
|
|
|
option CONFIG_COMPRESSED_PAYLOAD_NRV2B=0
|
2007-06-21 01:45:44 +02:00
|
|
|
option CONFIG_COMPRESSED_PAYLOAD_LZMA=0
|
2006-09-13 23:59:09 +02:00
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
## CONFIG_ROM_SIZE is the total number of bytes allocated for coreboot use
|
2006-09-13 23:59:09 +02:00
|
|
|
## (normal AND fallback images and payloads).
|
2007-06-21 01:45:44 +02:00
|
|
|
## leave 36k for vsa and 32K for video ROM
|
2009-06-30 17:17:49 +02:00
|
|
|
#option CONFIG_ROM_SIZE = 1024*256 - 36*1024 - 32 * 1024
|
2007-06-21 01:45:44 +02:00
|
|
|
|
|
|
|
#No VGA for now
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_ROM_SIZE = 1024*512 - 36*1024
|
2006-09-13 23:59:09 +02:00
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
# CONFIG_ROM_IMAGE_SIZE is the maximum number of bytes allowed for a coreboot image,
|
2006-09-13 23:59:09 +02:00
|
|
|
## not including any payload.
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_ROM_IMAGE_SIZE=64*1024
|
2006-09-13 23:59:09 +02:00
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_FALLBACK_SIZE = CONFIG_ROM_SIZE
|
2006-07-28 18:06:16 +02:00
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_DEFAULT_CONSOLE_LOGLEVEL = 9
|
|
|
|
option CONFIG_MAXIMUM_CONSOLE_LOGLEVEL = 9
|
2006-07-28 18:06:16 +02:00
|
|
|
romimage "fallback"
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_USE_FALLBACK_IMAGE=1
|
2008-01-18 16:08:58 +01:00
|
|
|
option COREBOOT_EXTRA_VERSION=".0Fallback"
|
2007-06-21 01:45:44 +02:00
|
|
|
payload ../payload.elf
|
2006-07-28 18:06:16 +02:00
|
|
|
end
|
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
buildrom ./coreboot.rom CONFIG_ROM_SIZE "fallback"
|