nb/intel/sandybridge: Run `read_mpr_training` before write training
Reference code does this, so follow suit. Tested on Asus P8H61-M PRO, still boots. Change-Id: I21c5161da55b380dd4b2d574b22a1ef038f55fce Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47611 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
parent
7f5a97ce98
commit
068c2595f2
|
@ -684,16 +684,16 @@ int try_init_dram_ddr3(ramctr_timing *ctrl, int fast_boot, int s3resume, int me_
|
|||
if (err)
|
||||
return err;
|
||||
|
||||
err = read_mpr_training(ctrl);
|
||||
if (err)
|
||||
return err;
|
||||
|
||||
err = write_training(ctrl);
|
||||
if (err)
|
||||
return err;
|
||||
|
||||
printram("CP5a\n");
|
||||
|
||||
err = read_mpr_training(ctrl);
|
||||
if (err)
|
||||
return err;
|
||||
|
||||
printram("CP5b\n");
|
||||
|
||||
err = command_training(ctrl);
|
||||
|
|
Loading…
Reference in New Issue