mb/amd/chausie,google/skyrim: increase RW_MRC_CACHE size to 120 kByte
The APOB data in DRAM is larger than the 96 kBytes of RW_MRC_CACHE, so it won't fit in the flash and makes soc_update_apob_cache return early before writing the APOB data from DRAM into the flash with this warning: [WARN ] RAM APOB data is too large 1db18 > 18000 Increasing the RW_MRC_CACHE size to 120 kByte fixes this. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I763d20f504d4f5b7cea68f21f409de9a1035f440 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64555 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
7df7d8dd4b
commit
2c102232e8
|
@ -1,7 +1,7 @@
|
||||||
FLASH@0xFF000000 16M {
|
FLASH@0xFF000000 16M {
|
||||||
BIOS {
|
BIOS {
|
||||||
EC 4K
|
EC 4K
|
||||||
RW_MRC_CACHE 96K
|
RW_MRC_CACHE 120K
|
||||||
FMAP 4K
|
FMAP 4K
|
||||||
COREBOOT(CBFS)
|
COREBOOT(CBFS)
|
||||||
}
|
}
|
||||||
|
|
|
@ -1,7 +1,7 @@
|
||||||
FLASH@0xFF000000 16M {
|
FLASH@0xFF000000 16M {
|
||||||
SI_BIOS {
|
SI_BIOS {
|
||||||
EC 4K
|
EC 4K
|
||||||
RW_MRC_CACHE(PRESERVE) 96K
|
RW_MRC_CACHE(PRESERVE) 120K
|
||||||
RW_SECTION_A 4M {
|
RW_SECTION_A 4M {
|
||||||
VBLOCK_A 8K
|
VBLOCK_A 8K
|
||||||
FW_MAIN_A(CBFS)
|
FW_MAIN_A(CBFS)
|
||||||
|
|
|
@ -1,6 +1,6 @@
|
||||||
FLASH@0xFF000000 16M {
|
FLASH@0xFF000000 16M {
|
||||||
SI_BIOS {
|
SI_BIOS {
|
||||||
RW_MRC_CACHE(PRESERVE) 96K
|
RW_MRC_CACHE(PRESERVE) 120K
|
||||||
RW_SECTION_A 3M {
|
RW_SECTION_A 3M {
|
||||||
VBLOCK_A 8K
|
VBLOCK_A 8K
|
||||||
FW_MAIN_A(CBFS)
|
FW_MAIN_A(CBFS)
|
||||||
|
|
Loading…
Reference in New Issue