GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/mediatek/mt8188: Fix audio sampling rate 

The current clock register definition is wrong, which results in wrong
audio sampling rate. Fix it by adjusting the POSTDIV registers of
APLL1-APLL5.

TEST=build pass
BUG=b:250459803, b:250464574

Change-Id: I7a627169593f41906856777d738c6b13ff72d5a0
Signed-off-by: Johnson Wang <johnson.wang@mediatek.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73134
Reviewed-by: Yidi Lin <yidilin@google.com>
Reviewed-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
This commit is contained in:
Johnson Wang 2023-02-08 09:46:21 +08:00 committed by Rex-BC Chen
parent ed2b6a5a17
commit fb660c35b5
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/soc/mediatek/mt8188/pll.c
View File

@ -435,19 +435,19 @@ static const struct pll plls[] = {
NO_RSTB_SHIFT, 22, adsppll_con1, 24, adsppll_con1, 0, NO_RSTB_SHIFT, 22, adsppll_con1, 24, adsppll_con1, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_APLL1, apll1_con0, apll1_con4, PLL(APMIXED_APLL1, apll1_con0, apll1_con4,
NO_RSTB_SHIFT, 32, apll1_con2, 24, apll1_con2, 0, NO_RSTB_SHIFT, 32, apll1_con1, 24, apll1_con2, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_APLL2, apll2_con0, apll2_con4, PLL(APMIXED_APLL2, apll2_con0, apll2_con4,
NO_RSTB_SHIFT, 32, apll2_con2, 24, apll2_con2, 0, NO_RSTB_SHIFT, 32, apll2_con1, 24, apll2_con2, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_APLL3, apll3_con0, apll3_con4, PLL(APMIXED_APLL3, apll3_con0, apll3_con4,
NO_RSTB_SHIFT, 32, apll3_con2, 24, apll3_con2, 0, NO_RSTB_SHIFT, 32, apll3_con1, 24, apll3_con2, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_APLL4, apll4_con0, apll4_con4, PLL(APMIXED_APLL4, apll4_con0, apll4_con4,
NO_RSTB_SHIFT, 32, apll4_con2, 24, apll4_con2, 0, NO_RSTB_SHIFT, 32, apll4_con1, 24, apll4_con2, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_APLL5, apll5_con0, apll5_con4, PLL(APMIXED_APLL5, apll5_con0, apll5_con4,
NO_RSTB_SHIFT, 32, apll5_con2, 24, apll5_con2, 0, NO_RSTB_SHIFT, 32, apll5_con1, 24, apll5_con2, 0,
pll_div_rate), pll_div_rate),
PLL(APMIXED_MFGPLL, mfgpll_con0, mfgpll_con3, PLL(APMIXED_MFGPLL, mfgpll_con0, mfgpll_con3,
NO_RSTB_SHIFT, 22, mfgpll_con1, 24, mfgpll_con1, 0, NO_RSTB_SHIFT, 22, mfgpll_con1, 24, mfgpll_con1, 0,