ae7ac8a723
For builds with MAINBOARD_HAS_CHROMEOS=y but CHROMEOS=n, there is reduced dsdt.aml size and reduced GNVS allocation from cbmem. More importantly, it's less error-prone when the OperationRegion size is not hard-coded inside the .asl files. Change-Id: I54b0d63a41561f9a5d9ebde77967e6d21ee014cd Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49477 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
---|---|---|
.. | ||
acpi | ||
include/soc | ||
psp_verstage | ||
acp.c | ||
acpi.c | ||
agesa_acpi.c | ||
aoac.c | ||
bootblock.c | ||
chip.c | ||
chip.h | ||
config.c | ||
cpu.c | ||
data_fabric.c | ||
dmi.c | ||
early_fch.c | ||
fch.c | ||
finalize.c | ||
fsp_params.c | ||
fw.cfg | ||
gpio.c | ||
graphics.c | ||
i2c.c | ||
Kconfig | ||
Makefile.inc | ||
mca.c | ||
memmap.c | ||
mrc_cache.c | ||
pcie_gpp.c | ||
psp.c | ||
reset.c | ||
romstage.c | ||
root_complex.c | ||
sata.c | ||
smi.c | ||
smihandler.c | ||
smu.c | ||
soc_util.c | ||
uart.c | ||
update_microcode.c | ||
xhci.c |