02164027b2
With using a Kconfig option to add the x86 LAPIC support code to the build, there's no need for adding the corresponding directory to subdirs in the CPU/SoC Makefile. Comparing which CPU/SoC Makefiles added (cpu/)x86/mtrr and (cpu/)x86/lapic before this and the corresponding MTRR code selection patch and having verified that all platforms added the MTRR code on that patch shows that soc/example/min86 and soc/intel/quark are the only platforms that don't end up selecting the LAPIC code. So for now the default value of CPU_X86_LAPIC is chosen as y which gets overridden to n in the Kconfig of the two SoCs mentioned above. Change-Id: I6f683ea7ba92c91117017ebc6ad063ec54902b0a Signed-off-by: Angel Pons <th3fanbus@gmail.com> Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44228 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
26 lines
698 B
Makefile
26 lines
698 B
Makefile
ramstage-y += haswell_init.c
|
|
|
|
romstage-y += romstage.c
|
|
romstage-y += ../car/romstage.c
|
|
|
|
ramstage-y += acpi.c
|
|
ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smmrelocate.c
|
|
|
|
smm-y += finalize.c
|
|
|
|
bootblock-y += ../car/non-evict/cache_as_ram.S
|
|
bootblock-y += ../car/bootblock.c
|
|
bootblock-y += ../../x86/early_reset.S
|
|
bootblock-y += bootblock.c
|
|
|
|
postcar-y += ../car/non-evict/exit_car.S
|
|
|
|
subdirs-y += ../microcode
|
|
subdirs-y += ../turbo
|
|
|
|
cpu_microcode_bins += $(wildcard 3rdparty/intel-microcode/intel-ucode/06-3c-*)
|
|
cpu_microcode_bins += $(wildcard 3rdparty/intel-microcode/intel-ucode/06-45-*)
|
|
|
|
ifeq ($(CONFIG_SOC_INTEL_BROADWELL),y)
|
|
cpu_microcode_bins += 3rdparty/blobs/soc/intel/broadwell/microcode.bin
|
|
endif
|