ce07b5c0ab
This patch adds initial support for Alderlake Intel Pre-CEP board called shadowmountain. BUG=b:175808146 TEST=util/abuild/abuild -p none -t intel/shadowmountain -a -c max Change-Id: I9cb650c88986badd6733b001d6f2a0e338421829 Signed-off-by: V Sowmya <v.sowmya@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48685 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
6 lines
118 B
Text
6 lines
118 B
Text
Vendor name: Intel
|
|
Board name: Alderlake Pre-CEP
|
|
Category: eval
|
|
ROM protocol: SPI
|
|
ROM socketed: n
|
|
Flashrom support: y
|