GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
coreboot-kgpe-d16/src
History
Varadarajan Narayanan 9541ba828f soc/qualcomm/ipq40xx: Enable timer 
BUG=chrome-os-partner:49249
TEST=None. Initial code not sure if it will even compile
BRANCH=none

Original-Commit-Id: 35c0e6046899dc1af03736ae9fa77f9eeec7f668
Original-Change-Id: I681e92fa673c1d3aee2974a7bba5074e2bfd6e02
Original-Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/333297
Original-Commit-Ready: David Hendricks <dhendrix@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>

squashed:

soc/qualcomm/ipq40xx: Enable UART on ipq40xx

- BLSP/UART Clock configuration
- GPIO Configuration

BUG=chrome-os-partner:49249
TEST=None. Initial code not sure if it will even compile
BRANCH=none

Original-Commit-Id: 7bba1fc7f50e7aeb4e7b37f164e85771e53f47e6
Original-Change-Id: I474a0e97b24ac9b3f2cba599cd709b6801b08f91
Original-Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/333300
Original-Commit-Ready: David Hendricks <dhendrix@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>

Change-Id: I5e31d036ee7ddcf72ed9739cef1f7f7d0ca6c427
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-on: https://review.coreboot.org/14667
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
2016-05-10 22:51:59 +02:00
..
acpi acpi/: add missing license header 2016-01-14 22:52:11 +01:00
arch smbios: Add SuperTalent SPD ID 2016-05-09 20:43:50 +02:00
commonlib coreboot_tables: Extend serial port description 2016-05-09 17:21:22 +02:00
console arch/x86: introduce postcar stage/phase 2016-03-23 14:24:30 +01:00
cpu drivers/uart: Use uart_platform_refclk for all UART models 2016-05-09 18:45:44 +02:00
device payloads: add iPXE 'payload' build 2016-04-13 17:45:37 +02:00
drivers drivers/uart: Use uart_platform_refclk for all UART models 2016-05-09 18:45:44 +02:00
ec ec/google/chromeec/acpi: Add GOOG0004 to load cros_ec_lpc dynamically. 2016-05-09 08:31:15 +02:00
include drivers/uart: Enable override for input clock divider 2016-05-09 18:44:47 +02:00
lib coreboot_tables: Extend serial port description 2016-05-09 17:21:22 +02:00
mainboard google/gale: Implement reset 2016-05-10 22:47:48 +02:00
northbridge nb/amd/mct_ddr3: Report correct DIMM size in SMBIOS structure 2016-05-09 20:44:11 +02:00
soc soc/qualcomm/ipq40xx: Enable timer 2016-05-10 22:51:59 +02:00
southbridge drivers/uart: Use uart_platform_refclk for all UART models 2016-05-09 18:45:44 +02:00
superio superio/smsc/mec1308: Fix AddressMax value for SMBX mailbox 2016-04-13 23:39:28 +02:00
vendorcode AGESA boards: Relocate platform memory config 2016-05-10 13:47:08 +02:00
Kconfig lib/prog_loaders: Allow platforms to skip stage cache 2016-05-09 05:02:22 +02:00