Sean Rhodes 5622666396 soc/intel/tigerlake: Add config option for S3 ACPI ... Add Kconfig option `SOC_INTEL_TIGERLAKE_S3` which will adjust the ACPI to not offer D3Cold when using S3. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: Ieb1cc3d6a03cb452ff38ae393a993e881d9b5ff4 Reviewed-on: https://review.coreboot.org/c/coreboot/+/59024 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>		2021-11-15 04:37:44 +00:00
..
camera_clock_ctl.asl
dptf.asl
gpio.asl	soc/intel/common/block/acpi: Factor out common gpio_op.asl	2020-09-27 03:03:06 +00:00
gpio_pch_h.asl	soc/intel/tigerlake: Add PCH-H GPIO definitions	2021-08-24 14:48:12 +00:00
pch_hda.asl	soc/intel/tigerlake/acpi: Convert 'pch_hda.asl' into ASL 2.0 syntax	2020-10-05 15:18:05 +00:00
pcie.asl	soc/intel/tigerlake: Add TGL-H PEG ports	2021-08-24 14:49:33 +00:00
serialio.asl
southbridge.asl	soc/intel/tigerlake: Switch to runtime generation of Intel Power Engine	2021-09-10 21:54:01 +00:00
tcss.asl	soc/intel/tigerlake: Add config option for S3 ACPI	2021-11-15 04:37:44 +00:00
tcss_dma.asl	soc/intel/tigerlake: Add config option for S3 ACPI	2021-11-15 04:37:44 +00:00
tcss_pcierp.asl	soc/intel/tigerlake: Add config option for S3 ACPI	2021-11-15 04:37:44 +00:00
tcss_xhci.asl	soc/intel/tigerlake: Add config option for S3 ACPI	2021-11-15 04:37:44 +00:00
xhci.asl	soc/intel/tigerlake: Add USB ACPI devices for PCH-H	2021-08-24 14:51:47 +00:00