f16bb7cce3
This is based on glados with minor changes: - updated GPIOs based on schematic - add _PRW for trackpad wake now that it is on a new GPIO - add SPD for new memory config - disable ALS BUG=chrome-os-partner:46289 BRANCH=none TEST=emerge-chell coreboot Change-Id: Id5746bf2b5b26000fcc3f029b901bfe29b788dac Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 9c5ebe98cf599ba80aac5e9ef238b7996789a819 Original-Change-Id: I75efda64a50b0e6e4a5c9008ce05d76c1e605b0c Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/304927 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/12151 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
238 lines
9.5 KiB
C
238 lines
9.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2015 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.
|
|
*/
|
|
|
|
#ifndef MAINBOARD_GPIO_H
|
|
#define MAINBOARD_GPIO_H
|
|
|
|
#include <soc/gpe.h>
|
|
#include <soc/gpio.h>
|
|
|
|
/* EC in RW */
|
|
#define GPIO_EC_IN_RW GPP_C6
|
|
|
|
/* BIOS Flash Write Protect */
|
|
#define GPIO_PCH_WP GPP_C23
|
|
|
|
/* Memory configuration board straps */
|
|
#define GPIO_MEM_CONFIG_0 GPP_C12
|
|
#define GPIO_MEM_CONFIG_1 GPP_C13
|
|
#define GPIO_MEM_CONFIG_2 GPP_C14
|
|
#define GPIO_MEM_CONFIG_3 GPP_C15
|
|
|
|
/* EC wake is LAN_WAKE# which is a special DeepSX wake pin */
|
|
#define GPE_EC_WAKE GPE0_LAN_WAK
|
|
|
|
/* GPP_B16 is WLAN_WAKE. GPP_B group is routed to DW0 in the GPE0 block */
|
|
#define GPE_WLAN_WAKE GPE0_DW0_16
|
|
|
|
/* GPP_B5 is TOUCHPAD WAKE. GPP_B group is routed to DW0 in the GPE0 block */
|
|
#define GPE_TOUCHPAD_WAKE GPE0_DW0_05
|
|
|
|
/* Input device interrupt configuration */
|
|
#define TOUCHPAD_INT_L GPP_B3_IRQ
|
|
#define TOUCHSCREEN_INT_L GPP_E7_IRQ
|
|
#define MIC_INT_L GPP_F10_IRQ
|
|
|
|
/* GPP_E16 is EC_SCI_L. GPP_E group is routed to DW2 in the GPE0 block */
|
|
#define EC_SCI_GPI GPE0_DW2_16
|
|
#define EC_SMI_GPI GPP_E15
|
|
|
|
#ifndef __ACPI__
|
|
/* Pad configuration in ramstage. */
|
|
static const struct pad_config gpio_table[] = {
|
|
/* RCIN# */ PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),
|
|
/* LAD0 */ PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
|
|
/* LAD1 */ PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
|
|
/* LAD2 */ PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
|
|
/* LAD3 */ PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
|
|
/* LFRAME# */ PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
|
|
/* SERIRQ */ PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
|
|
/* PIRQA# */ /* GPP_A7 */
|
|
/* CLKRUN# */ PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
|
|
/* CLKOUT_LPC0 */ PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
|
|
/* CLKOUT_LPC1 */ /* GPP_A10 */
|
|
/* PME# */ /* GPP_A11 */
|
|
/* BM_BUSY# */ /* GPP_A12 */
|
|
/* SUSWARN# */ PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),
|
|
/* SUS_STAT# */ /* GPP_A14 */
|
|
/* SUSACK# */ PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
|
|
/* SD_1P8_SEL */ /* GPP_A16 */
|
|
/* SD_PWR_EN# */ /* GPP_A17 */
|
|
/* ISH_GP0 */ /* GPP_A18 */
|
|
/* ISH_GP1 */ /* GPP_A19 */
|
|
/* ISH_GP2 */ /* GPP_A20 */
|
|
/* ISH_GP3 */ /* GPP_A21 */
|
|
/* ISH_GP4 */ /* GPP_A22 */
|
|
/* ISH_GP5 */ /* GPP_A23 */
|
|
/* CORE_VID0 */ /* GPP_B0 */
|
|
/* CORE_VID1 */ /* GPP_B1 */
|
|
/* VRALERT# */ /* GPP_B2 */
|
|
/* CPU_GP2 */ PAD_CFG_GPI_APIC(GPP_B3, NONE, DEEP), /* TRACKPAD_INT_L */
|
|
/* CPU_GP3 */ /* GPP_B4 */
|
|
/* SRCCLKREQ0# */ PAD_CFG_GPI_ACPI_SCI(GPP_B5, NONE, DEEP, YES), /* TRACKPAD WAKE */
|
|
/* SRCCLKREQ1# */ PAD_CFG_NF(GPP_B6, NONE, DEEP, NF1), /* WLAN CKLREQ */
|
|
/* SRCCLKREQ2# */ PAD_CFG_NF(GPP_B7, NONE, DEEP, NF1), /* KEPLER CLKREQ */
|
|
/* SRCCLKREQ3# */ /* GPP_B8 */
|
|
/* SRCCLKREQ4# */ /* GPP_B9 */
|
|
/* SRCCLKREQ5# */ /* GPP_B10 */
|
|
/* EXT_PWR_GATE# */ /* GPP_B11 */
|
|
/* SLP_S0# */ PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),
|
|
/* PLTRST# */ PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),
|
|
/* SPKR */ /* GPP_B14 */
|
|
/* GSPI0_CS# */ /* GPP_B15 */
|
|
/* GSPI0_CLK */ PAD_CFG_GPI_ACPI_SCI(GPP_B16, NONE, DEEP, YES), /* WLAN WAKE */
|
|
/* GSPI0_MISO */ /* GPP_B17 */
|
|
/* GSPI0_MOSI */ /* GPP_B18 */
|
|
/* GSPI1_CS# */ /* GPP_B19 */
|
|
/* GSPI1_CLK */ /* GPP_B20 */
|
|
/* GSPI1_MISO */ /* GPP_B21 */
|
|
/* GSPI1_MOSI */ /* GPP_B22 */
|
|
/* SM1ALERT# */ PAD_CFG_GPI(GPP_B23, NONE, DEEP), /* UNUSED */
|
|
/* SMBCLK */ PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), /* XDP */
|
|
/* SMBDATA */ PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), /* XDP */
|
|
/* SMBALERT# */ /* GPP_C2 */
|
|
/* SML0CLK */ PAD_CFG_GPI(GPP_C3, NONE, DEEP), /* UNUSED */
|
|
/* SML0DATA */ PAD_CFG_GPI(GPP_C4, NONE, DEEP), /* UNUSED */
|
|
/* SML0ALERT# */ PAD_CFG_GPI(GPP_C5, NONE, DEEP), /* UNUSED */
|
|
/* SM1CLK */ PAD_CFG_GPI(GPP_C6, 20K_PU, DEEP), /* EC_IN_RW */
|
|
/* SM1DATA */ PAD_CFG_GPI(GPP_C7, NONE, DEEP), /* UNUSED */
|
|
/* UART0_RXD */ /* GPP_C8 */
|
|
/* UART0_TXD */ /* GPP_C9 */
|
|
/* UART0_RTS# */ /* GPP_C10 */
|
|
/* UART0_CTS# */ PAD_CFG_GPO(GPP_C11, 1, DEEP), /* EN_PP3300_KEPLER */
|
|
/* UART1_RXD */ PAD_CFG_GPI(GPP_C12, NONE, DEEP), /* MEM_CONFIG[0] */
|
|
/* UART1_TXD */ PAD_CFG_GPI(GPP_C13, NONE, DEEP), /* MEM_CONFIG[1] */
|
|
/* UART1_RTS# */ PAD_CFG_GPI(GPP_C14, NONE, DEEP), /* MEM_CONFIG[2] */
|
|
/* UART1_CTS# */ PAD_CFG_GPI(GPP_C15, NONE, DEEP), /* MEM_CONFIG[3] */
|
|
/* I2C0_SDA */ PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1), /* TOUCHSCREEN */
|
|
/* I2C0_SCL */ PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), /* TOUCHSCREEN */
|
|
/* I2C1_SDA */ PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1), /* TRACKPAD */
|
|
/* I2C1_SCL */ PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1), /* TRACKPAD */
|
|
/* UART2_RXD */ PAD_CFG_NF(GPP_C20, NONE, DEEP, NF1), /* SERVO */
|
|
/* UART2_TXD */ PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1), /* SERVO */
|
|
/* UART2_RTS# */ PAD_CFG_GPO(GPP_C22, 1, DEEP), /* EN_PP3300_DX_TOUCH */
|
|
/* UART2_CTS# */ PAD_CFG_GPI(GPP_C23, 20K_PU, DEEP), /* PCH_WP */
|
|
/* SPI1_CS# */ /* GPP_D0 */
|
|
/* SPI1_CLK */ /* GPP_D1 */
|
|
/* SPI1_MISO */ /* GPP_D2 */
|
|
/* SPI1_MOSI */ /* GPP_D3 */
|
|
/* FASHTRIG */ /* GPP_D4 */
|
|
/* ISH_I2C0_SDA */ PAD_CFG_GPO(GPP_D5, 1, DEEP), /* EN_PP3300_DX_EMMC */
|
|
/* ISH_I2C0_SCL */ PAD_CFG_GPO(GPP_D6, 1, DEEP), /* EN_PP1800_DX_EMMC */
|
|
/* ISH_I2C1_SDA */ /* GPP_D7 */
|
|
/* ISH_I2C1_SCL */ /* GPP_D8 */
|
|
/* ISH_SPI_CS# */ /* GPP_D9 */
|
|
/* ISH_SPI_CLK */ PAD_CFG_GPO(GPP_D10, 1, DEEP), /* USBA_1_ILIM_SEL_L */
|
|
/* ISH_SPI_MISO */ /* GPP_D11 */
|
|
/* ISH_SPI_MOSI */ PAD_CFG_GPO(GPP_D12, 1, DEEP), /* EN_PP3300_DX_CAM */
|
|
/* ISH_UART0_RXD */ /* GPP_D13 */
|
|
/* ISH_UART0_TXD */ /* GPP_D14 */
|
|
/* ISH_UART0_RTS# */ /* GPP_D15 */
|
|
/* ISH_UART0_CTS# */ /* GPP_D16 */
|
|
/* DMIC_CLK1 */ /* GPP_D17 */
|
|
/* DMIC_DATA1 */ /* GPP_D18 */
|
|
/* DMIC_CLK0 */ PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1),
|
|
/* DMIC_DATA0 */ PAD_CFG_NF(GPP_D20, NONE, DEEP, NF1),
|
|
/* SPI1_IO2 */ /* GPP_D21 */
|
|
/* SPI1_IO3 */ /* GPP_D22 */
|
|
/* I2S_MCLK */ PAD_CFG_NF(GPP_D23, NONE, DEEP, NF1),
|
|
/* SATAXPCI0 */ PAD_CFG_GPI_APIC(GPP_E0, NONE, DEEP), /* TPM_PIRQ_L */
|
|
/* SATAXPCIE1 */ /* GPP_E1 */
|
|
/* SATAXPCIE2 */ /* GPP_E2 */
|
|
/* CPU_GP0 */ /* GPP_E3 */
|
|
/* SATA_DEVSLP0 */ /* GPP_E4 */
|
|
/* SATA_DEVSLP1 */ /* GPP_E5 */
|
|
/* SATA_DEVSLP2 */ /* GPP_E6 */
|
|
/* CPU_GP1 */ PAD_CFG_GPI_APIC(GPP_E7, NONE, DEEP), /* TOUCHSCREEN_INT_L */
|
|
/* SATALED# */ /* GPP_E8 */
|
|
/* USB2_OCO# */ PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), /* USBA_OC0_L */
|
|
/* USB2_OC1# */ /* GPP_E10 */
|
|
/* USB2_OC2# */ PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1), /* USBC_OC2_L */
|
|
/* USB2_OC3# */ PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1), /* USBC_OC3_L */
|
|
/* DDPB_HPD0 */ PAD_CFG_NF(GPP_E13, NONE, DEEP, NF1), /* USB_C0_DP_HPD */
|
|
/* DDPC_HPD1 */ PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1), /* USB_C1_DP_HPD */
|
|
/* DDPD_HPD2 */ PAD_CFG_GPI_ACPI_SMI(GPP_E15, NONE, DEEP, YES), /* EC_SMI_L */
|
|
/* DDPE_HPD3 */ PAD_CFG_GPI_ACPI_SCI(GPP_E16, NONE, DEEP, YES), /* EC_SCI_L */
|
|
/* EDP_HPD */ PAD_CFG_NF(GPP_E17, NONE, DEEP, NF1),
|
|
/* DDPB_CTRLCLK */ /* GPP_E18 */
|
|
/* DDPB_CTRLDATA */ /* GPP_E19 */
|
|
/* DDPC_CTRLCLK */ /* GPP_E20 */
|
|
/* DDPC_CTRLDATA */ /* GPP_E21 */
|
|
/* DDPD_CTRLCLK */ /* GPP_E22 */
|
|
/* DDPD_CTRLDATA */ /* GPP_E23 */
|
|
/*
|
|
* The next 4 pads are for bit banging the amplifiers. They are connected
|
|
* together with i2s0 signals. For default behavior of i2s make these
|
|
* gpio inupts.
|
|
*/
|
|
/* I2S2_SCLK */ PAD_CFG_GPI(GPP_F0, NONE, DEEP),
|
|
/* I2S2_SFRM */ PAD_CFG_GPI(GPP_F1, NONE, DEEP),
|
|
/* I2S2_TXD */ PAD_CFG_GPI(GPP_F2, NONE, DEEP),
|
|
/* I2S2_RXD */ PAD_CFG_GPI(GPP_F3, NONE, DEEP),
|
|
/* I2C2_SDA */ /* GPP_F4 */
|
|
/* I2C2_SCL */ /* GPP_F5 */
|
|
/* I2C3_SDA */ /* GPP_F6 */
|
|
/* I2C3_SCL */ /* GPP_F7 */
|
|
/* I2C4_SDA */ PAD_CFG_NF(GPP_F8, NONE, DEEP, NF1), /* AUDIO1V8_SDA */
|
|
/* I2C4_SCL */ PAD_CFG_NF(GPP_F9, NONE, DEEP, NF1), /* AUDIO1V8_SCL */
|
|
/* I2C5_SDA */ PAD_CFG_GPI_APIC(GPP_F10, NONE, DEEP), /* MIC_INT_L */
|
|
/* I2C5_SCL */ /* GPP_F11 */
|
|
/* EMMC_CMD */ PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
|
|
/* EMMC_DATA0 */ PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
|
|
/* EMMC_DATA1 */ PAD_CFG_NF(GPP_F14, NONE, DEEP, NF1),
|
|
/* EMMC_DATA2 */ PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
|
|
/* EMMC_DATA3 */ PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
|
|
/* EMMC_DATA4 */ PAD_CFG_NF(GPP_F17, NONE, DEEP, NF1),
|
|
/* EMMC_DATA5 */ PAD_CFG_NF(GPP_F18, NONE, DEEP, NF1),
|
|
/* EMMC_DATA6 */ PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1),
|
|
/* EMMC_DATA7 */ PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1),
|
|
/* EMMC_RCLK */ PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1),
|
|
/* EMMC_CLK */ PAD_CFG_NF(GPP_F22, NONE, DEEP, NF1),
|
|
/* RSVD */ /* GPP_F23 */
|
|
/* SD_CMD */ /* GPP_G0 */
|
|
/* SD_DATA0 */ /* GPP_G1 */
|
|
/* SD_DATA1 */ /* GPP_G2 */
|
|
/* SD_DATA2 */ /* GPP_G3 */
|
|
/* SD_DATA3 */ /* GPP_G4 */
|
|
/* SD_CD# */ /* GPP_G5 */
|
|
/* SD_CLK */ /* GPP_G6 */
|
|
/* SD_WP */ /* GPP_G7 */
|
|
/* BATLOW# */ PAD_CFG_NF(GPD0, NONE, DEEP, NF1),
|
|
/* ACPRESENT */ PAD_CFG_NF(GPD1, NONE, DEEP, NF1),
|
|
/* LAN_WAKE# */ PAD_CFG_NF(GPD2, NONE, DEEP, NF1), /* EC_PCH_WAKE_L */
|
|
/* PWRBTN# */ PAD_CFG_NF(GPD3, NONE, DEEP, NF1),
|
|
/* SLP_S3# */ PAD_CFG_NF(GPD4, NONE, DEEP, NF1),
|
|
/* SLP_S4# */ PAD_CFG_NF(GPD5, NONE, DEEP, NF1),
|
|
/* SLP_A# */ /* GPD6 */
|
|
/* RSVD */ /* GPD7 */
|
|
/* SUSCLK */ PAD_CFG_NF(GPD8, NONE, DEEP, NF1),
|
|
/* SLP_WLAN# */ /* GPD9 */
|
|
/* SLP_S5# */ /* GPD10 */
|
|
/* LANPHYC */ /* GPD11 */
|
|
};
|
|
|
|
/* Early pad configuration in romstage. */
|
|
static const struct pad_config early_gpio_table[] = {
|
|
/* SRCCLKREQ2# */ PAD_CFG_NF(GPP_B7, NONE, DEEP, NF1), /* KEPLER */
|
|
/* UART0_CTS# */ PAD_CFG_GPO(GPP_C11, 1, DEEP), /* EN_PP3300_KEPLER */
|
|
};
|
|
|
|
#endif
|
|
|
|
#endif
|