coreboot-kgpe-d16/src/soc/intel/skylake/acpi
Archana Patni ee9662824d Skylake: Add ASL code to enable GPIO controller
This patch enables GPIO controller for skylake. It adds
community base addresses and offset for Community0, Community1,
and Community3. Community2 is not exposed in BIOS or enabled
in the kernel driver.

Also, clean up the carry over GWAK implementation from BDW.

BRANCH=None
BUG=chrome-os-partner:42393
TEST=cat /sys/kernel/debug/gpio should list of GPIOs
TEST=export a GPIO pin using /sys/class/gpio/export

Original-Change-Id: I891c40589d3dbd796cf593626472c7b5674a1ae0
Original-Signed-off-by: Archana Patni <archana.patni@intel.com>
Original-Signed-off-by: Subramony Sesha <subramony.sesha@intel.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/291230
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: Wenkai Du <wenkai.du@intel.com>
Original-Commit-Queue: Aaron Durbin <adurbin@chromium.org>

Change-Id: I7481ce682ccae872fddf81b3188c3415d5d3f7d9
Signed-off-by: Archana Patni <archana.patni@intel.com>
Signed-off-by: Subramony Sesha <subramony.sesha@intel.com>
Reviewed-on: http://review.coreboot.org/11191
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
2015-08-14 15:17:53 +02:00
..
cpu.asl skylake: remove whitespace from ASL files 2015-07-17 21:37:32 +02:00
ctdp.asl
device_nvs.asl
globalnvs.asl skylake: fix invalid GNVS base address 2015-08-14 15:15:36 +02:00
gpio.asl Skylake: Add ASL code to enable GPIO controller 2015-08-14 15:17:53 +02:00
irqlinks.asl
itss.asl
lpc.asl
pch.asl
pci_irqs.asl
pcie.asl
platform.asl
serialio.asl skylake: remove whitespace from ASL files 2015-07-17 21:37:32 +02:00
sleepstates.asl
smbus.asl
systemagent.asl
xhci.asl