GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
coreboot-kgpe-d16/src
History
Frank Wu ebd6dec110 mb/google/brya/var/banshee: Update the GPP_D12 as USB_C3_LSX_RX 
Update the GPP_D12 according to USB_C3_LSX_RX.

BUG=b:225081954
BRANCH=firmware-brya-14505.B
TEST=emerge-brya coreboot chromeos-bootimage
The device can be recognized when it is attached in port3.
localhost /sys/bus/thunderbolt/devices # ls
0-0  1-0  1-0:3.1  1-3  domain0  domain1

Signed-off-by: Frank Wu <frank_wu@compal.corp-partner.google.com>
Change-Id: I38caa76c855e683eb0587eb67ee9abc91af4545d
Reviewed-on: https://review.coreboot.org/c/coreboot/+/63174
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
 		2022-03-30 15:08:51 +00:00
..
acpi coreboot_tables.c: Expose the ACPI RSDP 2022-03-09 14:21:01 +00:00
arch prog_loader: Change legacy_romstage_select_and_load() to return cb_err 2022-03-09 17:20:48 +00:00
commonlib commonlib/bsd: Add struct name "mem_chip_channel" for external access 2022-03-18 15:40:26 +00:00
console src/console/Kconfig: Add option to disable loglevel prefix 2022-03-30 00:02:34 +00:00
cpu cpu/x86/smm: Add weak SoC init and exit methods 2022-03-10 17:06:51 +00:00
device device/pci_device.c: Return if the scan parameter is invalid 2022-03-30 00:03:08 +00:00
drivers drivers/tpm: Force enable long IRQ pulses for Ti50 versions under 0.15. 2022-03-30 13:40:30 +00:00
ec ec/starlabs/merlin: Add GLKR variant 2022-03-30 14:22:50 +00:00
include include/spd.h: Fix DDR4_SPD_72B_SO_{R,U}DIMM values 2022-03-28 14:14:27 +00:00
lib lib/device_tree.c: zero-initialize new DT nodes 2022-03-22 20:45:26 +00:00
mainboard mb/google/brya/var/banshee: Update the GPP_D12 as USB_C3_LSX_RX 2022-03-30 15:08:51 +00:00
northbridge nb/intel/sandybridge/acpi: Support setting PCI bars above 4G 2022-03-28 15:28:19 +00:00
security {drivers/security}: Replace `cb_err_t` with `enum cb_err` 2022-03-09 08:40:43 +00:00
soc soc/amd/sabrina: Do not clear Port80 enable bit in ESPI Decode 2022-03-29 22:03:20 +00:00
southbridge sb/amd/hudson/spi.c: Use C over CPP conditional 2022-03-25 20:06:57 +00:00
superio
…
vendorcode vc/amd/fsp/sabrina/platform_descriptor: update DXIO lane mapping table 2022-03-27 15:16:17 +00:00
Kconfig
…