2007-09-16 20:11:03 +02:00
|
|
|
/*
|
2007-09-28 17:45:43 +02:00
|
|
|
* This file is part of the superiotool project.
|
2007-09-16 20:11:03 +02:00
|
|
|
*
|
|
|
|
|
* Copyright (C) 2006 coresystems GmbH <info@coresystems.de>
|
2008-11-12 20:08:58 +01:00
|
|
|
* Copyright (C) 2007-2008 Uwe Hermann <uwe@hermann-uwe.de>
|
2007-09-16 20:11:03 +02:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include "superiotool.h"
|
|
|
|
|
|
2007-09-21 00:13:48 +02:00
|
|
|
#define DEVICE_ID_BYTE1_REG 0x20
|
|
|
|
|
#define DEVICE_ID_BYTE2_REG 0x21
|
2007-09-28 17:39:10 +02:00
|
|
|
|
2007-09-21 00:13:48 +02:00
|
|
|
#define VENDOR_ID_BYTE1_REG 0x23
|
|
|
|
|
#define VENDOR_ID_BYTE2_REG 0x24
|
|
|
|
|
|
2007-09-23 15:17:29 +02:00
|
|
|
#define FINTEK_VENDOR_ID 0x3419
|
|
|
|
|
|
2007-10-31 23:22:11 +01:00
|
|
|
static const struct superio_registers reg_table[] = {
|
2008-11-12 20:08:58 +01:00
|
|
|
{0x0106, "F71862FG / F71863FG", { /* Same ID? Datasheet typo? */
|
2009-06-26 17:16:21 +02:00
|
|
|
/* We assume reserved bits are read as 0. */
|
|
|
|
|
{NOLDN, NULL,
|
|
|
|
|
{0x20,0x21,0x23,0x24,0x25,0x26,0x27,0x28,0x29,0x2a,
|
|
|
|
|
0x2b,0x2c,0x2d,EOT},
|
|
|
|
|
{0x06,0x01,0x19,0x34,0x00,0x00,MISC,0x00,0x00,0x00,
|
|
|
|
|
0x00,0x00,0x08,EOT}},
|
2010-05-14 18:40:55 +02:00
|
|
|
{0x0, "Floppy",
|
2009-06-26 17:16:21 +02:00
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,0xf2,0xf4,EOT},
|
|
|
|
|
{0x01,0x03,0xf0,0x06,0x02,0x0e,0x03,0x00,EOT}},
|
2010-05-14 18:40:55 +02:00
|
|
|
{0x1, "COM1",
|
2009-06-26 17:16:21 +02:00
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0xf8,0x04,0x00,EOT}},
|
2010-05-14 18:40:55 +02:00
|
|
|
{0x2, "COM2",
|
2009-06-26 17:16:21 +02:00
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{0x01,0x02,0xf8,0x03,0x00,0x00,EOT}},
|
|
|
|
|
{0x3, "Parallel port",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0x78,0x07,0x03,0x42,EOT}},
|
|
|
|
|
{0x4, "Hardware monitor",
|
|
|
|
|
{0x30,0x60,0x61,0x70,EOT},
|
|
|
|
|
{0x01,0x02,0x95,0x00,EOT}},
|
|
|
|
|
{0x5, "Keyboard",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x72,EOT},
|
|
|
|
|
{0x01,0x00,0x60,0x00,0x00,EOT}},
|
|
|
|
|
{0x6, "GPIO",
|
|
|
|
|
{0xf0,0xf1,0xf2,0xf3,0xe0,0xe1,0xe2,0xe3,0xd0,0xd1,
|
|
|
|
|
0xd2,0xd3,0xc0,0xc1,0xc2,0xc3,0xb0,0xb1,0xb2,0xb3,
|
|
|
|
|
EOT},
|
|
|
|
|
{0x00,0x0f,NANA,0x00,0x00,0xff,NANA,0x00,0x00,0xff,
|
|
|
|
|
NANA,0x00,0x00,0x0f,NANA,0x00,0x00,0x3f,NANA,0x00,
|
|
|
|
|
EOT}},
|
|
|
|
|
{0x7, "VID",
|
|
|
|
|
{0x30,0x60,0x61, 0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,
|
|
|
|
|
0xf7,EOT},
|
|
|
|
|
{0x00,0x00,0x00, 0x00,0x00,MISC,0x00,NANA,0x00,0x00,
|
|
|
|
|
0x00,EOT}},
|
|
|
|
|
{0x8, "SPI",
|
|
|
|
|
{0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7,0xf8,0xfa,
|
|
|
|
|
0xfb,0xfc,0xfd,0xfe,0xff,EOT},
|
|
|
|
|
{0x10,0x04,0x01,NANA,0x00,0x00,0x00,NANA,0x00,0x00,
|
|
|
|
|
0x00,0x00,0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0xa, "PME, ACPI",
|
|
|
|
|
{0x30,0xf0,0xf1,0xf4,0xf5,0xf7,EOT},
|
|
|
|
|
{0x00,0x00,NANA,0x06,0x1c,0x01,EOT}},
|
2007-09-28 17:39:10 +02:00
|
|
|
{EOT}}},
|
|
|
|
|
{0x4103, "F71872F/FG / F71806F/FG", { /* Same ID? Datasheet typo? */
|
|
|
|
|
{EOT}}},
|
|
|
|
|
{0x4105, "F71882FG/F71883FG", { /* Same ID? Datasheet typo? */
|
2008-10-10 01:56:11 +02:00
|
|
|
/* We assume reserved bits are read as 0. */
|
|
|
|
|
{NOLDN, NULL,
|
|
|
|
|
{0x20,0x21,0x23,0x24,0x25,0x26,0x27,0x28,0x29,0x2a,
|
|
|
|
|
0x2b,0x2c,0x2d,EOT},
|
|
|
|
|
{0x05,0x41,0x19,0x34,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
|
0x00,0x08,0x08,EOT}},
|
|
|
|
|
{0x0, "Floppy",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,0xf2,0xf4,EOT},
|
|
|
|
|
{0x01,0x03,0xf0,0x06,0x02,0x0e,0x03,0x00,EOT}},
|
|
|
|
|
{0x1, "COM1",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0xf8,0x04,0x00,EOT}},
|
|
|
|
|
{0x2, "COM2",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{0x01,0x02,0xf8,0x03,0x00,0x04,EOT}},
|
|
|
|
|
{0x3, "Parallel port",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0x78,0x07,0x03,0x42,EOT}},
|
|
|
|
|
{0x4, "Hardware monitor",
|
|
|
|
|
{0x30,0x60,0x61,0x70,EOT},
|
|
|
|
|
{0x01,0x02,0x95,0x00,EOT}},
|
|
|
|
|
{0x5, "Keyboard",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x72,0xf0,EOT},
|
|
|
|
|
{0x01,0x00,0x60,0x00,0x00,0x83,EOT}},
|
|
|
|
|
{0x6, "GPIO",
|
|
|
|
|
{0x70,0xe0,0xe1,0xe2,0xe3,0xd0,0xd1,0xd2,0xd3,0xc0,
|
|
|
|
|
0xc1,0xc2,0xc3,0xb0,0xb1,0xb2,0xb3,0xf0,0xf1,0xf2,
|
|
|
|
|
0xf3,EOT},
|
|
|
|
|
{0x00,0x00,0xff,NANA,0x00,0x00,0xff,NANA,0x00,0x00,
|
|
|
|
|
0x0f,NANA,0x00,0x00,0x0f,NANA,0x00,0x00,0xff,NANA,
|
|
|
|
|
0x00,EOT}},
|
|
|
|
|
{0x7, "VID",
|
|
|
|
|
{0x30,0x60,0x61,EOT},
|
|
|
|
|
{0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0x7, "SPI",
|
|
|
|
|
{0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7,0xf8,0xfa,
|
|
|
|
|
0xfb,0xfc,0xfd,0xfe,0xff,EOT},
|
|
|
|
|
{0x10,0x04,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
|
0x00,0x00,0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0xa, "PME, ACPI",
|
|
|
|
|
{0x30,0xf0,0xf1,0xf4,0xf5,EOT},
|
|
|
|
|
{0x00,0x00,0x01,0x06,0x1c,EOT}},
|
2007-09-28 17:39:10 +02:00
|
|
|
{EOT}}},
|
|
|
|
|
{0x0604, "F71805F/FG", {
|
2007-09-26 17:48:09 +02:00
|
|
|
/* We assume reserved bits are read as 0. */
|
|
|
|
|
{NOLDN, NULL,
|
2008-10-14 18:34:38 +02:00
|
|
|
{0x20,0x21,0x23,0x24,0x25,0x26,0x27,0x28,0x29,EOT},
|
|
|
|
|
{0x04,0x06,0x19,0x34,0x00,0x00,0x3f,0x08,0x00,EOT}},
|
2007-09-26 17:48:09 +02:00
|
|
|
{0x0, "Floppy",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,0xf2,0xf4,EOT},
|
|
|
|
|
{0x01,0x03,0xf0,0x06,0x02,0x0e,0x03,0x00,EOT}},
|
|
|
|
|
{0x1, "COM1",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0xf8,0x04,0x00,EOT}},
|
|
|
|
|
{0x2, "COM2",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{0x01,0x02,0xf8,0x03,0x00,0x04,EOT}},
|
|
|
|
|
{0x3, "Parallel port",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0x74,0xf0,EOT},
|
|
|
|
|
{0x01,0x03,0x78,0x07,0x03,0x42,EOT}},
|
|
|
|
|
{0x4, "Hardware monitor",
|
|
|
|
|
{0x30,0x60,0x61,0x70,EOT},
|
|
|
|
|
{0x00,0x02,0x95,0x00,EOT}},
|
|
|
|
|
{0x6, "GPIO",
|
|
|
|
|
{0x70,0xe0,0xe1,0xe2,0xe3,0xe4,0xe5,0xe6,0xe7,0xe8,
|
|
|
|
|
0xe9,0xf0,0xf1,0xf3,0xf4,EOT},
|
|
|
|
|
{0x00,0x00,0x00,NANA,0x00,0x00,0x00,0x00,0x00,0x00,
|
|
|
|
|
0x00,0x00,NANA,0x00,NANA,EOT}},
|
|
|
|
|
{0xa, "PME",
|
|
|
|
|
{0x30,0xf0,0xf1,EOT},
|
|
|
|
|
{0x00,0x00,0x00,EOT}},
|
2007-09-21 00:13:48 +02:00
|
|
|
{EOT}}},
|
2008-10-01 22:16:58 +02:00
|
|
|
{0x0581, "F8000", { /* Fintek/ASUS F8000 */
|
|
|
|
|
{EOT}}},
|
2010-08-17 10:24:01 +02:00
|
|
|
{0x0802, "F81216D/DG", {
|
|
|
|
|
{NOLDN, NULL,
|
|
|
|
|
{0x25,0x2f,EOT},
|
|
|
|
|
{0x00,RSVD,EOT}},
|
|
|
|
|
{0x0, "UART1",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,0x40,EOT}},
|
|
|
|
|
{0x1, "UART2",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,EOT}},
|
|
|
|
|
{0x2, "UART3",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,EOT}},
|
|
|
|
|
{0x3, "UART4",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,EOT}},
|
|
|
|
|
{0x8, "WDT",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{0x00,NANA,NANA,NANA,NANA,NANA,EOT}},
|
|
|
|
|
{EOT}}},
|
|
|
|
|
{0x1602, "F81216AD", {
|
|
|
|
|
{NOLDN, NULL,
|
|
|
|
|
{0x25,0x27,EOT},
|
|
|
|
|
{0x00,NANA,EOT}},
|
|
|
|
|
{0x0, "UART1",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,0xf4,0xf5,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,0x40,0x00,0x00,EOT}},
|
|
|
|
|
{0x1, "UART2",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf4,0xf5,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0x2, "UART3",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf4,0xf5,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0x3, "UART4",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf4,0xf5,EOT},
|
|
|
|
|
{NANA,NANA,NANA,NANA,0x00,0x00,0x00,EOT}},
|
|
|
|
|
{0x8, "WDT",
|
|
|
|
|
{0x30,0x60,0x61,0x70,0xf0,0xf1,EOT},
|
|
|
|
|
{0x00,NANA,NANA,NANA,NANA,NANA,EOT}},
|
|
|
|
|
{EOT}}},
|
2007-09-21 00:13:48 +02:00
|
|
|
{EOT}
|
|
|
|
|
};
|
|
|
|
|
|
2007-09-19 02:48:42 +02:00
|
|
|
void probe_idregs_fintek(uint16_t port)
|
|
|
|
|
{
|
2007-09-21 01:37:56 +02:00
|
|
|
uint16_t vid, did;
|
2007-09-19 02:48:42 +02:00
|
|
|
|
2007-10-04 17:23:38 +02:00
|
|
|
probing_for("Fintek", "", port);
|
|
|
|
|
|
2007-09-21 01:37:56 +02:00
|
|
|
enter_conf_mode_winbond_fintek_ite_8787(port);
|
2007-09-16 20:11:03 +02:00
|
|
|
|
2007-09-21 00:13:48 +02:00
|
|
|
did = regval(port, DEVICE_ID_BYTE1_REG);
|
|
|
|
|
did |= (regval(port, DEVICE_ID_BYTE2_REG) << 8);
|
|
|
|
|
|
|
|
|
|
vid = regval(port, VENDOR_ID_BYTE1_REG);
|
|
|
|
|
vid |= (regval(port, VENDOR_ID_BYTE2_REG) << 8);
|
|
|
|
|
|
2007-09-23 15:17:29 +02:00
|
|
|
if (vid != FINTEK_VENDOR_ID || superio_unknown(reg_table, did)) {
|
2007-10-04 17:23:38 +02:00
|
|
|
if (verbose)
|
|
|
|
|
printf(NOTFOUND "vid=0x%04x, id=0x%04x\n", vid, did);
|
2007-09-21 01:37:56 +02:00
|
|
|
exit_conf_mode_winbond_fintek_ite_8787(port);
|
2007-09-21 00:13:48 +02:00
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
2007-10-04 17:23:38 +02:00
|
|
|
printf("Found Fintek %s (vid=0x%04x, id=0x%04x) at 0x%x\n",
|
2007-09-28 17:39:10 +02:00
|
|
|
get_superio_name(reg_table, did), vid, did, port);
|
2007-10-07 22:01:23 +02:00
|
|
|
chip_found = 1;
|
2007-09-16 20:11:03 +02:00
|
|
|
|
2008-12-01 15:18:57 +01:00
|
|
|
dump_superio("Fintek", reg_table, port, did, LDN_SEL);
|
2007-09-16 20:11:03 +02:00
|
|
|
|
2007-09-21 01:37:56 +02:00
|
|
|
exit_conf_mode_winbond_fintek_ite_8787(port);
|
2007-09-16 20:11:03 +02:00
|
|
|
}
|
2008-01-15 23:30:55 +01:00
|
|
|
|
2010-08-17 10:24:01 +02:00
|
|
|
|
|
|
|
|
void probe_idregs_fintek_alternative(uint16_t port)
|
|
|
|
|
{
|
|
|
|
|
uint16_t vid, did;
|
|
|
|
|
|
|
|
|
|
probing_for("Fintek", "", port);
|
|
|
|
|
|
|
|
|
|
enter_conf_mode_fintek_7777(port);
|
|
|
|
|
|
|
|
|
|
did = regval(port, DEVICE_ID_BYTE1_REG);
|
|
|
|
|
did |= (regval(port, DEVICE_ID_BYTE2_REG) << 8);
|
|
|
|
|
|
|
|
|
|
vid = regval(port, VENDOR_ID_BYTE1_REG);
|
|
|
|
|
vid |= (regval(port, VENDOR_ID_BYTE2_REG) << 8);
|
|
|
|
|
|
|
|
|
|
if (vid != FINTEK_VENDOR_ID || superio_unknown(reg_table, did)) {
|
|
|
|
|
if (verbose)
|
|
|
|
|
printf(NOTFOUND "vid=0x%04x, id=0x%04x\n", vid, did);
|
|
|
|
|
exit_conf_mode_fintek_7777(port);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
printf("Found Fintek %s (vid=0x%04x, id=0x%04x) at 0x%x\n",
|
|
|
|
|
get_superio_name(reg_table, did), vid, did, port);
|
|
|
|
|
chip_found = 1;
|
|
|
|
|
|
|
|
|
|
dump_superio("Fintek", reg_table, port, did, LDN_SEL);
|
|
|
|
|
|
|
|
|
|
exit_conf_mode_fintek_7777(port);
|
|
|
|
|
}
|
|
|
|
|
|
2008-01-15 23:30:55 +01:00
|
|
|
void print_fintek_chips(void)
|
|
|
|
|
{
|
|
|
|
|
print_vendor_chips("Fintek", reg_table);
|
|
|
|
|
}
|
