ipq/arm: Redesign hooks for bootblock
The following patches had to be squashed
to properly build all the different ARM boards.
ipq8064: storm: re-arrange bootblock initialization
The recent addition of the storm bootblock initialization broke
compilation of Exynos platforms. The SOC specific code needs to be
kept in the respective source files, not in the common CPU code.
As of now coreboot does not provide a separate SOC initialization API.
In general it makes sense to invoke SOC initialization from the board
initialization code, as the board knows what SOC it is running on.
Presently all what's need initialization on 8064 is the timer. This
patch adds the SOC initialization framework for 8064 and moves there
the related code.
BUG=chrome-os-partner:27784
TEST=manual
. nyan_big, peach_pit, and storm targets build fine now.
Original-Change-Id: Iae9a021f8cbf7d009770b02d798147a3e08420e8
Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/197835
(cherry picked from commit 3ea7307b531b1a78c692e4f71a0d81b32108ebf0)
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
arm: Redesign mainboard and SoC hooks for bootblock
This patch makes some slight changes to the way bootblock_cpu_init() and
bootblock_mainboard_init() are used on ARM. Experience has shown that
nearly every board needs either one or both of these hooks, so having
explicit Kconfigs for them has become unwieldy. Instead, this patch
implements them as a weak symbol that can be overridden by mainboard/SoC
code, as the more recent arm64_soc_init() is also doing.
Since the whole concept of a single "CPU" on ARM systems has kinda died
out, rename bootblock_cpu_init() to bootblock_soc_init(). (This had
already been done on Storm/ipq806x, which is now adjusted to directly
use the generic hook.) Also add a proper license header to
bootblock_common.h that was somehow missing.
Leaving non-ARM32 architectures out for now, since they are still using
the really old and weird x86 model of directly including a file. These
architectures should also eventually be aligned with the cleaner ARM32
model as they mature.
BRANCH=None
BUG=chrome-os-partner:32123
TEST=Booted on Pinky. Compiled for Storm and confirmed in the
disassembly that bootblock_soc_init() is still compiled in and called
right before the (now no-op) bootblock_mainboard_init().
Original-Change-Id: I57013b99c3af455cc3d7e78f344888d27ffb8d79
Original-Signed-off-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/231940
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
(cherry picked from commit 257aaee9e3aeeffe50ed54de7342dd2bc9baae76)
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
Change-Id: Id055fe60a8caf63a9787138811dc69ac04dfba57
Reviewed-on: http://review.coreboot.org/7879
Reviewed-by: David Hendricks <dhendrix@chromium.org>
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
2014-04-23 20:09:44 +02:00
|
|
|
##
|
|
|
|
|
## This file is part of the coreboot project.
|
|
|
|
|
##
|
|
|
|
|
## Copyright 2014 Google Inc.
|
|
|
|
|
##
|
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
|
## the Free Software Foundation; version 2 of the License.
|
|
|
|
|
##
|
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
|
##
|
|
|
|
|
## You should have received a copy of the GNU General Public License
|
|
|
|
|
## along with this program; if not, write to the Free Software
|
|
|
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
|
##
|
|
|
|
|
|
2014-04-10 04:23:54 +02:00
|
|
|
bootblock-y += clock.c
|
2014-04-11 05:35:05 +02:00
|
|
|
bootblock-y += gpio.c
|
2014-05-02 04:37:18 +02:00
|
|
|
bootblock-$(CONFIG_SPI_FLASH) += spi.c
|
2014-12-30 00:52:59 +01:00
|
|
|
bootblock-y += timer.c
|
2014-04-23 23:26:01 +02:00
|
|
|
bootblock-$(CONFIG_DRIVERS_UART) += uart.c
|
2014-03-19 22:29:48 +01:00
|
|
|
|
2014-04-10 04:23:54 +02:00
|
|
|
romstage-y += clock.c
|
2014-04-11 05:35:05 +02:00
|
|
|
romstage-y += gpio.c
|
2014-05-02 04:37:18 +02:00
|
|
|
romstage-$(CONFIG_SPI_FLASH) += spi.c
|
2014-12-30 00:52:59 +01:00
|
|
|
romstage-y += timer.c
|
2014-04-23 23:26:01 +02:00
|
|
|
romstage-$(CONFIG_DRIVERS_UART) += uart.c
|
2014-05-01 23:45:56 +02:00
|
|
|
romstage-y += cbmem.c
|
2014-03-19 22:29:48 +01:00
|
|
|
|
2014-05-01 23:45:56 +02:00
|
|
|
ramstage-y += cbmem.c
|
2014-04-10 04:23:54 +02:00
|
|
|
ramstage-y += clock.c
|
2014-04-11 05:35:05 +02:00
|
|
|
ramstage-y += gpio.c
|
2014-05-14 02:47:57 +02:00
|
|
|
ramstage-y += soc.c
|
2014-05-02 04:37:18 +02:00
|
|
|
ramstage-$(CONFIG_SPI_FLASH) += spi.c
|
2014-04-10 04:23:04 +02:00
|
|
|
ramstage-y += timer.c
|
2014-04-23 23:26:01 +02:00
|
|
|
ramstage-$(CONFIG_DRIVERS_UART) += uart.c
|
2014-05-31 03:01:44 +02:00
|
|
|
ramstage-y += usb.c
|
2014-04-08 00:26:39 +02:00
|
|
|
|
2014-04-08 03:59:53 +02:00
|
|
|
ifeq ($(CONFIG_USE_BLOBS),y)
|
2014-04-08 00:26:39 +02:00
|
|
|
|
2014-04-08 03:59:53 +02:00
|
|
|
# Generate the actual coreboot bootblock code
|
|
|
|
|
$(objcbfs)/bootblock.raw: $(objcbfs)/bootblock.elf
|
2014-04-08 00:26:39 +02:00
|
|
|
@printf " OBJCOPY $(subst $(obj)/,,$(@))\n"
|
2014-04-08 03:59:53 +02:00
|
|
|
$(OBJCOPY_bootblock) -O binary $< $@.tmp
|
|
|
|
|
@mv $@.tmp $@
|
|
|
|
|
|
|
|
|
|
# Add MBN header to allow SBL3 to start coreboot bootblock
|
|
|
|
|
$(objcbfs)/bootblock.mbn: $(objcbfs)/bootblock.raw
|
2014-04-08 00:26:39 +02:00
|
|
|
@printf " ADD MBN $(subst $(obj)/,,$(@))\n"
|
New mechanism to define SRAM/memory map with automatic bounds checking
This patch creates a new mechanism to define the static memory layout
(primarily in SRAM) for a given board, superseding the brittle mass of
Kconfigs that we were using before. The core part is a memlayout.ld file
in the mainboard directory (although boards are expected to just include
the SoC default in most cases), which is the primary linker script for
all stages (though not rmodules for now). It uses preprocessor macros
from <memlayout.h> to form a different valid linker script for all
stages while looking like a declarative, boilerplate-free map of memory
addresses to the programmer. Linker asserts will automatically guarantee
that the defined regions cannot overlap. Stages are defined with a
maximum size that will be enforced by the linker. The file serves to
both define and document the memory layout, so that the documentation
cannot go missing or out of date.
The mechanism is implemented for all boards in the ARM, ARM64 and MIPS
architectures, and should be extended onto all systems using SRAM in the
future. The CAR/XIP environment on x86 has very different requirements
and the layout is generally not as static, so it will stay like it is
and be unaffected by this patch (save for aligning some symbol names for
consistency and sharing the new common ramstage linker script include).
BUG=None
TEST=Booted normally and in recovery mode, checked suspend/resume and
the CBMEM console on Falco, Blaze (both normal and vboot2), Pinky and
Pit. Compiled Ryu, Storm and Urara, manually compared the disassemblies
with ToT and looked for red flags.
Change-Id: Ifd2276417f2036cbe9c056f17e42f051bcd20e81
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: f1e2028e7ebceeb2d71ff366150a37564595e614
Original-Change-Id: I005506add4e8fcdb74db6d5e6cb2d4cb1bd3cda5
Original-Signed-off-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/213370
Reviewed-on: http://review.coreboot.org/9283
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Tauner <stefan.tauner@gmx.at>
Reviewed-by: Aaron Durbin <adurbin@google.com>
2014-08-21 00:29:56 +02:00
|
|
|
./util/ipqheader/ipqheader.py $(call loadaddr,bootblock) $< $@.tmp
|
2014-04-08 00:26:39 +02:00
|
|
|
@mv $@.tmp $@
|
2014-04-08 03:59:53 +02:00
|
|
|
|
|
|
|
|
# Create a complete bootblock which will start up the system
|
2014-04-15 23:42:30 +02:00
|
|
|
$(objcbfs)/bootblock.bin: $(call strip_quotes,$(CONFIG_SBL_BLOB)) \
|
2014-04-08 03:59:53 +02:00
|
|
|
$(objcbfs)/bootblock.mbn
|
2014-12-01 01:10:46 +01:00
|
|
|
@printf " MBNCAT $(subst $(obj)/,,$(@))\n"
|
|
|
|
|
@util/ipqheader/mbncat.py -o $@.tmp $^
|
2014-04-08 03:59:53 +02:00
|
|
|
@mv $@.tmp $@
|
|
|
|
|
|
2014-04-08 00:26:39 +02:00
|
|
|
endif
|
2014-04-11 05:53:32 +02:00
|
|
|
|
2014-04-11 05:35:05 +02:00
|
|
|
CPPFLAGS_common += -Isrc/soc/qualcomm/ipq806x/include
|
2014-12-07 03:24:56 +01:00
|
|
|
|
|
|
|
|
# List of binary blobs coreboot needs in CBFS to be able to boot up this SOC
|
|
|
|
|
mbn-files := cdt.mbn ddr.mbn rpm.mbn tz.mbn
|
|
|
|
|
|
|
|
|
|
# Location of the binary blobs
|
|
|
|
|
mbn-root := 3rdparty/cpu/qualcomm/ipq806x
|
|
|
|
|
|
|
|
|
|
# Create make variables to aid cbfs-files-handler in processing the blobs (add
|
|
|
|
|
# them all as raw binaries at the root level).
|
|
|
|
|
$(foreach f,$(mbn-files),$(eval cbfs-files-y += $(f))\
|
|
|
|
|
$(eval $(f)-file := $(mbn-root)/$(f))\
|
|
|
|
|
$(eval $(f)-type := raw))
|
