2004-04-17 04:36:47 +02:00
|
|
|
#define ASSEMBLY 1
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <device/pci_def.h>
|
2004-04-23 00:31:49 +02:00
|
|
|
#include <device/pci_ids.h>
|
2004-11-04 12:04:33 +01:00
|
|
|
#if 0
|
|
|
|
#include <cpu/x86/lapic.h>
|
|
|
|
#endif
|
2004-04-17 04:36:47 +02:00
|
|
|
#include <arch/io.h>
|
|
|
|
#include <device/pnp_def.h>
|
|
|
|
#include <arch/romcc_io.h>
|
|
|
|
#include <arch/hlt.h>
|
2008-10-01 14:52:52 +02:00
|
|
|
#include <stdlib.h>
|
2004-04-17 04:36:47 +02:00
|
|
|
#include "pc80/serial.c"
|
|
|
|
#include "arch/i386/lib/console.c"
|
|
|
|
#include "ram/ramtest.c"
|
2004-04-17 04:49:43 +02:00
|
|
|
#include "northbridge/via/vt8623/raminit.h"
|
2004-11-04 12:04:33 +01:00
|
|
|
#include "cpu/x86/mtrr/earlymtrr.c"
|
|
|
|
#include "cpu/x86/bist.h"
|
2004-04-17 04:36:47 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
*/
|
|
|
|
void udelay(int usecs)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
for(i = 0; i < usecs; i++)
|
|
|
|
outb(i&0xff, 0x80);
|
|
|
|
}
|
|
|
|
|
|
|
|
#include "lib/delay.c"
|
2004-11-04 12:04:33 +01:00
|
|
|
#include "cpu/x86/lapic/boot_cpu.c"
|
2008-10-13 00:34:08 +02:00
|
|
|
#include "lib/debug.c"
|
2004-04-17 04:36:47 +02:00
|
|
|
|
2004-04-23 00:31:49 +02:00
|
|
|
#include "southbridge/via/vt8235/vt8235_early_smbus.c"
|
2004-04-17 04:36:47 +02:00
|
|
|
|
2004-04-23 00:31:49 +02:00
|
|
|
#include "southbridge/via/vt8235/vt8235_early_serial.c"
|
2004-04-17 04:36:47 +02:00
|
|
|
static void memreset_setup(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int spd_read_byte(unsigned device, unsigned address)
|
|
|
|
{
|
2007-05-15 12:26:16 +02:00
|
|
|
return smbus_read_byte(device, address);
|
2004-04-17 04:36:47 +02:00
|
|
|
}
|
|
|
|
|
2004-10-06 19:33:54 +02:00
|
|
|
#include "northbridge/via/vt8623/raminit.c"
|
2004-04-17 04:36:47 +02:00
|
|
|
|
|
|
|
static void enable_mainboard_devices(void)
|
|
|
|
{
|
|
|
|
device_t dev;
|
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_VIA,
|
|
|
|
PCI_DEVICE_ID_VIA_8235), 0);
|
2004-04-17 04:36:47 +02:00
|
|
|
|
|
|
|
if (dev == PCI_DEV_INVALID) {
|
|
|
|
die("Southbridge not found!!!\n");
|
|
|
|
}
|
2005-09-14 18:33:43 +02:00
|
|
|
pci_write_config8(dev, 0x50, 0x80);
|
2005-11-22 01:07:02 +01:00
|
|
|
pci_write_config8(dev, 0x51, 0x1f);
|
2004-04-17 04:36:47 +02:00
|
|
|
#if 0
|
|
|
|
// This early setup switches IDE into compatibility mode before PCI gets
|
2006-09-13 09:52:41 +02:00
|
|
|
// a chance to assign I/Os
|
|
|
|
// movl $CONFIG_ADDR(0, 0x89, 0x42), %eax
|
|
|
|
// // movb $0x09, %dl
|
|
|
|
// movb $0x00, %dl
|
|
|
|
// PCI_WRITE_CONFIG_BYTE
|
2004-04-17 04:36:47 +02:00
|
|
|
#endif
|
|
|
|
/* we do this here as in V2, we can not yet do raw operations
|
|
|
|
* to pci!
|
|
|
|
*/
|
|
|
|
dev += 0x100; /* ICKY */
|
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
pci_write_config8(dev, 0x04, 7);
|
|
|
|
pci_write_config8(dev, 0x40, 3);
|
2004-04-17 04:36:47 +02:00
|
|
|
pci_write_config8(dev, 0x42, 0);
|
2005-09-14 18:33:43 +02:00
|
|
|
pci_write_config8(dev, 0x3c, 0xe);
|
|
|
|
pci_write_config8(dev, 0x3d, 0);
|
2004-04-17 04:36:47 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void enable_shadow_ram(void)
|
|
|
|
{
|
|
|
|
device_t dev = 0; /* no need to look up 0:0.0 */
|
|
|
|
unsigned char shadowreg;
|
|
|
|
/* dev 0 for southbridge */
|
|
|
|
shadowreg = pci_read_config8(dev, 0x63);
|
|
|
|
/* 0xf0000-0xfffff */
|
|
|
|
shadowreg |= 0x30;
|
|
|
|
pci_write_config8(dev, 0x63, shadowreg);
|
|
|
|
}
|
|
|
|
|
2004-11-04 12:04:33 +01:00
|
|
|
static void main(unsigned long bist)
|
2004-04-17 04:36:47 +02:00
|
|
|
{
|
|
|
|
unsigned long x;
|
2004-10-06 19:33:54 +02:00
|
|
|
device_t dev;
|
2004-11-04 12:04:33 +01:00
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
/*
|
|
|
|
* Enable VGA; 32MB buffer.
|
|
|
|
*/
|
|
|
|
pci_write_config8(0, 0xe1, 0xdd);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable the firewire stuff, which apparently steps on IO 0+ on
|
|
|
|
* reset. Doh!
|
|
|
|
*/
|
|
|
|
dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_VIA,
|
|
|
|
PCI_DEVICE_ID_VIA_6305), 0);
|
|
|
|
if (dev != PCI_DEV_INVALID) {
|
|
|
|
pci_write_config8(dev, 0x15, 0x1c);
|
2004-11-04 12:04:33 +01:00
|
|
|
}
|
2005-09-14 18:33:43 +02:00
|
|
|
|
2004-11-04 12:04:33 +01:00
|
|
|
enable_vt8235_serial();
|
|
|
|
uart_init();
|
|
|
|
console_init();
|
|
|
|
|
2008-11-11 15:26:03 +01:00
|
|
|
enable_smbus();
|
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
print_spew("In auto.c:main()\r\n");
|
2004-11-04 12:04:33 +01:00
|
|
|
|
|
|
|
/* Halt if there was a built in self test failure */
|
|
|
|
report_bist_failure(bist);
|
|
|
|
|
2006-09-13 09:52:41 +02:00
|
|
|
// init_timer();
|
2004-10-06 19:33:54 +02:00
|
|
|
|
|
|
|
outb(5, 0x80);
|
2004-04-17 04:36:47 +02:00
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
print_debug(" Enabling mainboard devices\r\n");
|
2004-04-17 04:36:47 +02:00
|
|
|
enable_mainboard_devices();
|
2005-09-14 18:33:43 +02:00
|
|
|
|
|
|
|
print_debug(" Enabling shadow ram\r\n");
|
2004-04-17 04:36:47 +02:00
|
|
|
enable_shadow_ram();
|
2005-11-22 01:07:02 +01:00
|
|
|
|
|
|
|
ddr_ram_setup((const struct mem_controller *)0);
|
2004-04-17 04:36:47 +02:00
|
|
|
|
|
|
|
/* Check all of memory */
|
|
|
|
#if 0
|
|
|
|
ram_check(0x00000000, msr.lo);
|
|
|
|
#endif
|
|
|
|
#if 0
|
|
|
|
static const struct {
|
|
|
|
unsigned long lo, hi;
|
|
|
|
} check_addrs[] = {
|
|
|
|
/* Check 16MB of memory @ 0*/
|
|
|
|
{ 0x00000000, 0x01000000 },
|
|
|
|
#if TOTAL_CPUS > 1
|
|
|
|
/* Check 16MB of memory @ 2GB */
|
|
|
|
{ 0x80000000, 0x81000000 },
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
int i;
|
2008-10-01 14:52:52 +02:00
|
|
|
for(i = 0; i < ARRAY_SIZE(check_addrs); i++) {
|
2004-04-17 04:36:47 +02:00
|
|
|
ram_check(check_addrs[i].lo, check_addrs[i].hi);
|
|
|
|
}
|
|
|
|
#endif
|
2005-09-14 18:33:43 +02:00
|
|
|
|
|
|
|
if (bist == 0) {
|
|
|
|
print_debug(" Doing MTRR init.\r\n");
|
|
|
|
early_mtrr_init();
|
|
|
|
}
|
|
|
|
|
2006-09-13 09:52:41 +02:00
|
|
|
//dump_pci_devices();
|
|
|
|
|
2005-09-14 18:33:43 +02:00
|
|
|
print_spew("Leaving auto.c:main()\r\n");
|
2004-04-17 04:36:47 +02:00
|
|
|
}
|