2010-02-16 00:10:19 +01:00
|
|
|
##
|
|
|
|
## This file is part of the coreboot project.
|
|
|
|
##
|
|
|
|
## Copyright (C) 2007-2009 coresystems GmbH
|
|
|
|
##
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
## the Free Software Foundation; version 2 of the License.
|
|
|
|
##
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
##
|
|
|
|
## You should have received a copy of the GNU General Public License
|
|
|
|
## along with this program; if not, write to the Free Software
|
|
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
##
|
2009-08-12 17:00:51 +02:00
|
|
|
|
|
|
|
config NORTHBRIDGE_AMD_AMDK8
|
|
|
|
bool
|
2010-08-26 14:46:02 +02:00
|
|
|
select HAVE_DEBUG_RAM_SETUP
|
|
|
|
select HAVE_DEBUG_SMBUS
|
2010-10-01 16:50:12 +02:00
|
|
|
select HAVE_DEBUG_CAR
|
2009-10-18 15:47:30 +02:00
|
|
|
select HYPERTRANSPORT_PLUGIN_SUPPORT
|
2009-08-12 17:56:17 +02:00
|
|
|
|
2010-10-08 01:02:06 +02:00
|
|
|
if NORTHBRIDGE_AMD_AMDK8
|
2009-08-12 17:56:17 +02:00
|
|
|
config AGP_APERTURE_SIZE
|
|
|
|
hex
|
|
|
|
default 0x4000000
|
|
|
|
|
2009-10-01 18:24:58 +02:00
|
|
|
config K8_HT_FREQ_1G_SUPPORT
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2012-07-07 12:42:03 +02:00
|
|
|
config WAIT_BEFORE_CPUS_INIT
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2009-10-26 16:14:07 +01:00
|
|
|
config MEM_TRAIN_SEQ
|
|
|
|
int
|
|
|
|
default 0
|
|
|
|
|
2011-12-10 19:39:49 +01:00
|
|
|
# Force 2T DRAM timing (vendor BIOS does it even for single DIMM setups and
|
|
|
|
# single DIMM is indeed unreliable without it).
|
|
|
|
config K8_FORCE_2T_DRAM_TIMING
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2009-10-26 16:14:07 +01:00
|
|
|
config HW_MEM_HOLE_SIZEK
|
|
|
|
hex
|
|
|
|
default 0x100000
|
|
|
|
|
|
|
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2011-09-28 16:55:59 +02:00
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
|
|
string
|
|
|
|
default "northbridge/amd/amdk8/bootblock.c"
|
|
|
|
|
2010-04-07 02:38:09 +02:00
|
|
|
config SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|
|
|
bool
|
|
|
|
default n
|
2010-10-08 01:02:06 +02:00
|
|
|
|
2010-11-05 23:59:49 +01:00
|
|
|
config QRANK_DIMM_SUPPORT
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2010-11-07 19:20:51 +01:00
|
|
|
config K8_ALLOCATE_IO_RANGE
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
2010-10-08 01:02:06 +02:00
|
|
|
if K8_REV_F_SUPPORT
|
2010-04-07 02:38:09 +02:00
|
|
|
|
2010-09-10 20:33:24 +02:00
|
|
|
config DIMM_DDR2
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
|
|
|
config DIMM_REGISTERED
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
|
|
|
if DIMM_DDR2
|
|
|
|
if DIMM_REGISTERED
|
|
|
|
config DIMM_SUPPORT
|
|
|
|
hex
|
|
|
|
default 0x0104
|
|
|
|
endif
|
|
|
|
|
|
|
|
if !DIMM_REGISTERED
|
|
|
|
config DIMM_SUPPORT
|
|
|
|
hex
|
|
|
|
default 0x0004
|
|
|
|
endif
|
2010-10-08 01:02:06 +02:00
|
|
|
endif #DIMM_DDR2
|
|
|
|
|
|
|
|
endif #K8_REV_F_SUPPORT
|
|
|
|
|
2011-02-24 15:35:42 +01:00
|
|
|
config IOMMU
|
|
|
|
bool
|
|
|
|
default y
|
|
|
|
|
2010-10-08 01:02:06 +02:00
|
|
|
endif #NORTHBRIDGE_AMD_K8
|
2010-09-10 20:33:24 +02:00
|
|
|
|
2009-08-13 09:33:55 +02:00
|
|
|
source src/northbridge/amd/amdk8/root_complex/Kconfig
|