51b75ae50a
Devices behind LPC can expose more buses (e.g. I2C on a super-i/o). So we should scan buses on LPC devices, too. Change-Id: I0eb005e41b9168fffc344ee8e666d43b605a30ba Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/29474 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
---|---|---|
.. | ||
bootblock | ||
include/soc | ||
romstage | ||
acpi.c | ||
chip.c | ||
chip.h | ||
ehci.c | ||
fsp2_0.c | ||
gpio_i2c.c | ||
i2c.c | ||
Kconfig | ||
lpc.c | ||
Makefile.inc | ||
memmap.c | ||
northcluster.c | ||
reg_access.c | ||
reset.c | ||
sd.c | ||
spi.c | ||
spi_debug.c | ||
storage_test.c | ||
tsc_freq.c | ||
uart.c | ||
uart_common.c |