| .. |
|
acpi
|
nb/intel/haswell: Use ASL 2.0 syntax
|
2020-08-04 21:33:58 +00:00 |
|
registers
|
nb/intel/haswell: Put DMIBAR/EPBAR registers into separate files
|
2020-09-17 20:22:31 +00:00 |
|
acpi.c
|
nb/intel/haswell: Deduplicate PCIEXBAR decoding
|
2020-08-04 21:28:05 +00:00 |
|
bootblock.c
|
src: Change BOOL CONFIG_ to CONFIG() in comments & strings
|
2020-07-26 21:20:30 +00:00 |
|
chip.h
|
nb/intel/haswell: Drop gpu_panel_port_select
|
2020-09-08 05:26:49 +00:00 |
|
early_init.c
|
haswell: drop unused function parameter
|
2020-07-08 22:16:15 +00:00 |
|
finalize.c
|
treewide: Remove "this file is part of" lines
|
2020-05-11 17:11:40 +00:00 |
|
gma.c
|
nb/intel/haswell: Drop gpu_panel_port_select
|
2020-09-08 05:26:49 +00:00 |
|
haswell.h
|
src/northbridge: Drop unneeded empty lines
|
2020-09-21 16:32:10 +00:00 |
|
Kconfig
|
src: Drop redundant 'select BOOTBLOCK_CONSOLE'
|
2020-09-02 07:16:42 +00:00 |
|
Makefile.inc
|
haswell: relocate romstage_common to northbridge
|
2020-07-08 22:16:58 +00:00 |
|
memmap.c
|
{nb,soc}/intel/{haswell,broadwell}/memmap.c: Use ALIGN_DOWN(x, a)
|
2020-09-02 07:16:05 +00:00 |
|
memmap.h
|
nb/intel/haswell: Introduce memmap.h
|
2020-09-17 19:57:50 +00:00 |
|
minihd.c
|
nb/intel/haswell: Add Crystal Well PCI IDs
|
2020-08-03 05:16:41 +00:00 |
|
northbridge.c
|
nb/intel/haswell: Deduplicate PCIEXBAR decoding
|
2020-08-04 21:28:05 +00:00 |
|
pcie.c
|
nb/intel/haswell: Add Crystal Well PCI IDs
|
2020-08-03 05:16:41 +00:00 |
|
pei_data.h
|
treewide: Replace BSD-3-Clause and ISC headers with SPDX headers
|
2020-05-11 17:12:16 +00:00 |
|
raminit.c
|
mrc_cache: Add mrc_cache fetch functions to support non-x86 platforms
|
2020-08-24 23:30:50 +00:00 |
|
raminit.h
|
haswell: Add function to retrieve SPD addresses
|
2020-07-12 10:10:11 +00:00 |
|
report_platform.c
|
src/northbridge: Drop unneeded empty lines
|
2020-09-21 16:32:10 +00:00 |
|
romstage.c
|
sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASE
|
2020-07-20 17:04:46 +00:00 |
dddd1cc691