coreboot-kgpe-d16/src/arch/mips
Ionela Voinescu 2fdc61af6e google/urara: use board ID information to set up hardware
The hardware initialization is now split in basic
initialization (MIPS and system PLL, system clock,
SPIM, UART), and initialization of other hardware
blocks (USB, I2C, ETH). The second part uses board ID
information to select setup that is board specific
(currently only I2C interface is selected through
board ID).

BRANCH=none
BUG=chrome-os-partner:37593
TEST=tested on bring up board for both Urara and Concerto;
     to simulate the use of Concerto (I2C3) DIP SW17 was
     set to 0.
     it works with default settings on Urara

Change-Id: Ic5bbf28ab42545a4fb2aa6fd30592a02ecc15cb5
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: f2b3db2e7f9fa898214f974ca34ea427196d2e4e
Original-Change-Id: Iac9a082ad84444af1d9d9785a2d0cc3205140d15
Original-Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/257401
Original-Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Commit-Queue: Vadim Bendebury <vbendeb@chromium.org>
Reviewed-on: http://review.coreboot.org/9888
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
2015-04-22 08:50:10 +02:00
..
include Unify byte order macros and clrsetbits 2015-04-21 08:23:25 +02:00
ashldi3.c mips: Add mips/ashldi3.c from Linux 2015-03-21 16:56:54 +01:00
boot.c program loading: unify on struct prog 2015-04-03 14:53:11 +02:00
bootblock.S arch/mips: provide proper cache primitives 2015-04-13 20:25:21 +02:00
bootblock_simple.c google/urara: use board ID information to set up hardware 2015-04-22 08:50:10 +02:00
cache.c arch/mips: simplify cache operations 2015-04-21 08:12:51 +02:00
Kconfig Kconfig: Fix incorrect CONFIG_STACK_SIZE values for X86 and ARM64 2015-04-15 00:22:13 +02:00
Makefile.inc mips: Allow memory to be identity mapped in the TLB 2015-04-21 08:12:07 +02:00
mmu.c mips: Allow memory to be identity mapped in the TLB 2015-04-21 08:12:07 +02:00
stages.c arch/mips: provide proper cache primitives 2015-04-13 20:25:21 +02:00
tables.c mips: fix write_table 2015-03-30 20:41:23 +02:00