GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
coreboot-kgpe-d16/src/soc/nvidia/tegra132
History
Furquan Shaikh d56abd7d7a tegra132: Change memlayout to have PRERAM and POSTRAM CBFS Cache 
Instead of having unified CBFS_CACHE and limiting the POSTRAM Cache size, split
them into PRERAM and POSTRAM CBFS_CACHE.

BUG=None
BRANCH=None
TEST=Compiles successfully for both rush and ryu. Boots to kernel prompt on ryu.

Change-Id: I2a70df22fe5bae23e05cdf1b8a300369c7ccf87d
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b93bc06de76cab0a1ec9a56e12c9a6942a430893
Original-Signed-off-by: Furquan Shaikh <furquan@google.com>
Original-Change-Id: Iab21ff5c7ca880b6bd18846e5d8d71c26dff56cf
Original-Reviewed-on: https://chromium-review.googlesource.com/231546
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: Furquan Shaikh <furquan@chromium.org>
Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: http://review.coreboot.org/9535
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
2015-04-10 20:46:50 +02:00
..
include/soc tegra132: Change memlayout to have PRERAM and POSTRAM CBFS Cache 2015-04-10 20:46:50 +02:00
jdi_25x18_display tegra132: Add dsi driver 2015-04-10 20:43:15 +02:00
lp0 tegra132: configure debug uart to 115200n8 in tegra_lp0_resume 2015-04-09 14:40:14 +02:00
32bit_reset.S tegra132: refactor cpu startup code 2015-03-27 08:03:39 +01:00
addressmap.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
bootblock.c tegra132: Remove clamp_tristate_inputs() call 2015-04-08 09:28:40 +02:00
bootblock_asm.S New mechanism to define SRAM/memory map with automatic bounds checking 2015-04-06 22:05:01 +02:00
cbfs.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
cbmem.c tegra132: remove framebuffer reservation 2015-04-04 15:03:37 +02:00
ccplex.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
chip.h tegra132: Add framebuffer parameters 2015-04-10 20:44:02 +02:00
clock.c tegra132: rename clock_display() to clock_configure_plld() 2015-04-10 20:44:41 +02:00
cpu.c tegra132: prepare cpu startup in psci 2015-04-10 20:46:16 +02:00
cpu_lib.S tegra132: implement smp_processor_id() 2015-03-27 08:03:53 +01:00
display.c tegra132: rename clock_display() to clock_configure_plld() 2015-04-10 20:44:41 +02:00
dma.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
funitcfg.c tegra132: Add I2C1 support to funit 2015-04-10 12:02:24 +02:00
gic.c tegra132: use generic GIC driver 2015-03-28 07:05:06 +01:00
i2c.c tegra132: Add I2C1 support to funit 2015-04-10 12:02:24 +02:00
i2c6.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
Kconfig timer: Add generic udelay() implementation 2015-04-08 18:35:01 +02:00
maincpu.S tegra132: Enable bootblock support in tegra132 including UART support 2015-03-02 21:17:21 +01:00
Makefile.inc tegra132: prepare cpu startup in psci 2015-04-10 20:46:16 +02:00
mipi-phy.c tegra132: Add dsi driver 2015-04-10 20:43:15 +02:00
mipi.c tegra132: Add dsi driver 2015-04-10 20:43:15 +02:00
mipi_dsi.c tegra132: Add dsi driver 2015-04-10 20:43:15 +02:00
mmu_operations.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
monotonic_timer.c coreboot t132,rush: Add mainboard specific bootblock_init 2015-03-04 18:15:44 +01:00
padconfig.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
power.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
psci.c tegra132: prepare cpu startup in psci 2015-04-10 20:46:16 +02:00
ramstage.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
reset.c tegra132: use pre-existing reset API 2015-03-25 22:31:54 +01:00
romstage.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
romstage_asm.S New mechanism to define SRAM/memory map with automatic bounds checking 2015-04-06 22:05:01 +02:00
sdram.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
sdram_lp0.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
secmon.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
soc.c tegra132: always bring up PLLD 2015-04-10 20:44:47 +02:00
spi.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
stack.S New mechanism to define SRAM/memory map with automatic bounds checking 2015-04-06 22:05:01 +02:00
tegra_dsi.c tegra132: rename clock_display() to clock_configure_plld() 2015-04-10 20:44:41 +02:00
uart.c tegra132: Change all SoC headers to <soc/headername.h> system 2015-04-08 09:26:14 +02:00
verstage.c t132: Add vboot2 support 2015-04-08 20:16:21 +02:00