coreboot-kgpe-d16/src/mainboard/intel/shadowmountain
V Sowmya ce710ccb47 mb/intel/shadowmountain: Enable SaGv support
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Change-Id: I15203920546363466eef567136821b59dda763b0
Reviewed-on: https://review.coreboot.org/c/coreboot/+/54648
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2021-09-06 19:13:06 +00:00
..
spd mb/intel/shadowmountain: Add the romstage code 2021-02-22 05:46:58 +00:00
variants/baseboard mb/intel/shadowmountain: Enable SaGv support 2021-09-06 19:13:06 +00:00
board_info.txt
bootblock.c mb/intel/shadowmountain: Add bootblock and verstage code 2021-02-06 09:09:16 +00:00
chromeos.c mb/intel/shadowmountain: Add bootblock and verstage code 2021-02-06 09:09:16 +00:00
chromeos.fmd mb/intel/shadowmountain: Add flash layout 2021-01-28 03:11:35 +00:00
dsdt.asl mb/intel/shadowmountain: Add the ASL code 2021-02-27 09:40:57 +00:00
ec.c mb/intel/shadowmountain: Add the ramstage code 2021-02-27 09:40:47 +00:00
Kconfig src/*: Specify type of DIMM_SPD_SIZE once 2021-09-03 00:10:33 +00:00
Kconfig.name
mainboard.c mb/intel/shadowmountain: Add the ramstage code 2021-02-27 09:40:47 +00:00
Makefile.inc mb/intel/shadowmountain: Add the ramstage code 2021-02-27 09:40:47 +00:00
romstage.c soc/intel/alderlake: Update mainboard_memory_init_params() argument 2021-06-24 07:55:12 +00:00
smihandler.c mb/intel/shadowmountain: Add the ramstage code 2021-02-27 09:40:47 +00:00