2014-01-12 15:26:15 +01:00
|
|
|
if BOARD_LENOVO_X230
|
|
|
|
|
|
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
|
|
|
def_bool y
|
2014-10-16 13:21:47 +02:00
|
|
|
select SYSTEM_TYPE_LAPTOP
|
2014-01-12 15:26:15 +01:00
|
|
|
select CPU_INTEL_SOCKET_RPGA989
|
sandybridge ivybridge: Treat native init as first class citizen
This is a sad story. We have three different code paths for
sandybridge and ivybridge: proper native path, google MRC path, and,
everyone's favorite: Intel FSP path. For the purpose of this patch,
the FSP path lives in its own little world, and doesn't concern us.
Since MRC was first, when native files and variables were added, they
were suffixed with "_native" to separate them from the existing code.
This can cause confusion, as the suffix might make the native files
seem parasitical.
This has been bothering me for many months. MRC should be the
parasitical path, especially since we fully support native init, and
it works more reliably, on a wider range of hardware. There have been
a few board ports that never made it to coreboot.org because MRC would
hang.
gigabyte/ga-b75m-d3h is a prime example: it did not work with MRC, so
the effort was abandoned at first. Once the native path became
available, the effort was restarted and the board is now supported.
In honor of the hackers and pioneers who made the native code
possible, rename things so that their effort is the first class
citizen.
Change-Id: Ic86cee5e00bf7f598716d3d15d1ea81ca673932f
Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Reviewed-on: http://review.coreboot.org/11788
Tested-by: build bot (Jenkins)
Reviewed-by: Philipp Deppenwiese <zaolin@das-labor.org>
2015-09-29 06:39:12 +02:00
|
|
|
select NORTHBRIDGE_INTEL_IVYBRIDGE
|
2016-02-10 02:36:04 +01:00
|
|
|
select USE_NATIVE_RAMINIT
|
2014-01-12 15:26:15 +01:00
|
|
|
select SOUTHBRIDGE_INTEL_C216
|
|
|
|
|
select EC_LENOVO_PMH7
|
|
|
|
|
select EC_LENOVO_H8
|
2014-12-30 05:54:47 +01:00
|
|
|
select NO_UART_ON_SUPERIO
|
2014-01-12 15:26:15 +01:00
|
|
|
select BOARD_ROMSIZE_KB_12288
|
|
|
|
|
select HAVE_ACPI_TABLES
|
|
|
|
|
select HAVE_OPTION_TABLE
|
|
|
|
|
select HAVE_CMOS_DEFAULT
|
|
|
|
|
select HAVE_ACPI_RESUME
|
2014-09-01 01:41:37 +02:00
|
|
|
select INTEL_INT15
|
2015-10-18 17:40:34 +02:00
|
|
|
select SANDYBRIDGE_IVYBRIDGE_LVDS
|
2014-10-27 02:45:22 +01:00
|
|
|
select DRIVERS_RICOH_RCE822
|
2015-05-13 17:47:58 +02:00
|
|
|
select MAINBOARD_HAS_LPC_TPM
|
2014-01-12 15:26:15 +01:00
|
|
|
|
|
|
|
|
# Workaround for EC/KBC IRQ1.
|
|
|
|
|
select SERIRQ_CONTINUOUS_MODE
|
|
|
|
|
|
|
|
|
|
config HAVE_IFD_BIN
|
|
|
|
|
bool
|
|
|
|
|
default n
|
|
|
|
|
|
|
|
|
|
config HAVE_ME_BIN
|
|
|
|
|
bool
|
|
|
|
|
default n
|
|
|
|
|
|
|
|
|
|
config MAINBOARD_DIR
|
|
|
|
|
string
|
|
|
|
|
default lenovo/x230
|
|
|
|
|
|
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
|
|
|
string
|
2014-09-06 09:10:21 +02:00
|
|
|
default "ThinkPad X230"
|
2014-01-12 15:26:15 +01:00
|
|
|
|
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
|
|
|
hex
|
2016-03-15 07:44:49 +01:00
|
|
|
default 0xf8000000
|
2014-01-12 15:26:15 +01:00
|
|
|
|
|
|
|
|
config MAX_CPUS
|
|
|
|
|
int
|
|
|
|
|
default 8
|
|
|
|
|
|
|
|
|
|
config USBDEBUG_HCD_INDEX
|
2015-01-04 16:23:41 +01:00
|
|
|
int
|
|
|
|
|
default 2
|
2014-01-12 15:26:15 +01:00
|
|
|
|
2014-05-18 11:05:56 +02:00
|
|
|
config DRAM_RESET_GATE_GPIO
|
2014-01-12 15:26:15 +01:00
|
|
|
int
|
|
|
|
|
default 10
|
|
|
|
|
|
|
|
|
|
config VGA_BIOS_FILE
|
|
|
|
|
string
|
2015-05-12 14:43:16 +02:00
|
|
|
default "pci8086,0166.rom"
|
|
|
|
|
|
|
|
|
|
config VGA_BIOS_ID
|
|
|
|
|
string
|
|
|
|
|
default "8086,0166"
|
2014-01-12 15:26:15 +01:00
|
|
|
|
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
|
|
|
|
|
hex
|
|
|
|
|
default 0x17aa
|
|
|
|
|
|
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
|
|
|
|
hex
|
|
|
|
|
default 0x21fa
|
|
|
|
|
|
|
|
|
|
endif # BOARD_LENOVO_X230
|
