2014-06-23 05:40:39 +02:00
|
|
|
##
|
|
|
|
## This file is part of the coreboot project.
|
|
|
|
##
|
|
|
|
## Copyright 2014 Rockchip Inc.
|
|
|
|
##
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
## the Free Software Foundation; version 2 of the License.
|
|
|
|
##
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
##
|
|
|
|
|
2015-04-27 23:03:57 +02:00
|
|
|
ifeq ($(CONFIG_SOC_ROCKCHIP_RK3288),y)
|
|
|
|
|
2014-08-26 11:31:28 +02:00
|
|
|
IDBTOOL = util/rockchip/make_idb.py
|
|
|
|
|
2015-07-01 20:29:42 +02:00
|
|
|
bootblock-y += bootblock.c
|
2016-03-29 07:57:26 +02:00
|
|
|
bootblock-y += ../common/cbmem.c
|
2014-06-23 05:40:39 +02:00
|
|
|
ifeq ($(CONFIG_BOOTBLOCK_CONSOLE),y)
|
2016-03-29 07:57:26 +02:00
|
|
|
bootblock-$(CONFIG_DRIVERS_UART) += ../common/uart.c
|
2014-06-23 05:40:39 +02:00
|
|
|
endif
|
2014-08-27 11:07:42 +02:00
|
|
|
bootblock-y += timer.c
|
rk3288: add clock module
Call rkclk_init() in bootblock stage.
apll = 816MHz, gpll = 594MHz, cpll = 384MHz, dpll = 300MHz
arm clk = 816MHz, DDR clk = 300MHz, mpclk = 204MHz, m0clk = 408MHz
l2ramclk = 408MHz, atclk = 204MHz, pclk_dbg = 204MHz
aclk = 148.5MHz, hclk = 148.5MHz, pclk = 74.25MHz
BUG=chrome-os-partner:29778
TEST=Build coreboot
Change-Id: Id5967712e25df5be3a90f5d9ebe8671034deff68
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: d35d9fe7b5925291e9303e5eb21d20dbbdee99d9
Original-Change-Id: I97d953258039f6caa499cef4462be8f1a05ce2ab
Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/209428
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Original-Commit-Queue: David Hendricks <dhendrix@chromium.org>
Original-Tested-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/8858
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
2014-07-31 08:50:49 +02:00
|
|
|
bootblock-y += clock.c
|
2016-03-29 07:57:26 +02:00
|
|
|
bootblock-y += ../common/spi.c
|
2014-09-24 18:39:16 +02:00
|
|
|
bootblock-y += gpio.c
|
2016-03-02 11:46:24 +01:00
|
|
|
bootblock-y += ../common/i2c.c
|
2015-02-10 02:40:58 +01:00
|
|
|
bootblock-$(CONFIG_SOFTWARE_I2C) += software_i2c.c
|
2016-03-29 07:57:26 +02:00
|
|
|
bootblock-y += ../common/rk808.c
|
2014-09-24 18:39:16 +02:00
|
|
|
|
2016-03-29 07:57:26 +02:00
|
|
|
verstage-y += ../common/spi.c
|
2014-09-24 18:39:16 +02:00
|
|
|
verstage-y += timer.c
|
2016-03-29 07:57:26 +02:00
|
|
|
verstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c
|
2014-09-24 18:39:16 +02:00
|
|
|
verstage-y += gpio.c
|
|
|
|
verstage-y += clock.c
|
2015-04-30 14:25:14 +02:00
|
|
|
libverstage-y += crypto.c
|
2016-03-02 11:46:24 +01:00
|
|
|
verstage-y += ../common/i2c.c
|
2015-02-10 02:40:58 +01:00
|
|
|
verstage-$(CONFIG_SOFTWARE_I2C) += software_i2c.c
|
2014-06-23 05:40:39 +02:00
|
|
|
|
2016-03-29 07:57:26 +02:00
|
|
|
romstage-y += ../common/cbmem.c
|
2014-06-23 05:40:39 +02:00
|
|
|
romstage-y += timer.c
|
2016-03-29 07:57:26 +02:00
|
|
|
romstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c
|
2016-03-02 11:46:24 +01:00
|
|
|
romstage-y += ../common/i2c.c
|
2015-02-10 02:40:58 +01:00
|
|
|
romstage-$(CONFIG_SOFTWARE_I2C) += software_i2c.c
|
rk3288: add clock module
Call rkclk_init() in bootblock stage.
apll = 816MHz, gpll = 594MHz, cpll = 384MHz, dpll = 300MHz
arm clk = 816MHz, DDR clk = 300MHz, mpclk = 204MHz, m0clk = 408MHz
l2ramclk = 408MHz, atclk = 204MHz, pclk_dbg = 204MHz
aclk = 148.5MHz, hclk = 148.5MHz, pclk = 74.25MHz
BUG=chrome-os-partner:29778
TEST=Build coreboot
Change-Id: Id5967712e25df5be3a90f5d9ebe8671034deff68
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: d35d9fe7b5925291e9303e5eb21d20dbbdee99d9
Original-Change-Id: I97d953258039f6caa499cef4462be8f1a05ce2ab
Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/209428
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Original-Commit-Queue: David Hendricks <dhendrix@chromium.org>
Original-Tested-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/8858
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
2014-07-31 08:50:49 +02:00
|
|
|
romstage-y += clock.c
|
2014-08-26 12:22:08 +02:00
|
|
|
romstage-y += gpio.c
|
2016-03-29 07:57:26 +02:00
|
|
|
romstage-y += ../common/spi.c
|
2014-08-28 18:37:22 +02:00
|
|
|
romstage-y += sdram.c
|
2016-03-29 07:57:26 +02:00
|
|
|
romstage-y += ../common/rk808.c
|
2016-03-23 12:35:46 +01:00
|
|
|
romstage-y += ../common/pwm.c
|
2014-10-14 19:04:16 +02:00
|
|
|
romstage-y += tsadc.c
|
2014-08-26 12:22:08 +02:00
|
|
|
|
2014-08-16 04:49:32 +02:00
|
|
|
ramstage-y += soc.c
|
2016-03-29 07:57:26 +02:00
|
|
|
ramstage-y += ../common/cbmem.c
|
2014-06-23 05:40:39 +02:00
|
|
|
ramstage-y += timer.c
|
2016-03-02 11:46:24 +01:00
|
|
|
ramstage-y += ../common/i2c.c
|
2015-02-10 02:40:58 +01:00
|
|
|
ramstage-$(CONFIG_SOFTWARE_I2C) += software_i2c.c
|
rk3288: add clock module
Call rkclk_init() in bootblock stage.
apll = 816MHz, gpll = 594MHz, cpll = 384MHz, dpll = 300MHz
arm clk = 816MHz, DDR clk = 300MHz, mpclk = 204MHz, m0clk = 408MHz
l2ramclk = 408MHz, atclk = 204MHz, pclk_dbg = 204MHz
aclk = 148.5MHz, hclk = 148.5MHz, pclk = 74.25MHz
BUG=chrome-os-partner:29778
TEST=Build coreboot
Change-Id: Id5967712e25df5be3a90f5d9ebe8671034deff68
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: d35d9fe7b5925291e9303e5eb21d20dbbdee99d9
Original-Change-Id: I97d953258039f6caa499cef4462be8f1a05ce2ab
Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/209428
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-by: David Hendricks <dhendrix@chromium.org>
Original-Commit-Queue: David Hendricks <dhendrix@chromium.org>
Original-Tested-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/8858
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
2014-07-31 08:50:49 +02:00
|
|
|
ramstage-y += clock.c
|
2016-03-29 07:57:26 +02:00
|
|
|
ramstage-y += ../common/spi.c
|
2015-01-26 14:04:55 +01:00
|
|
|
ramstage-y += sdram.c
|
2014-08-26 12:22:08 +02:00
|
|
|
ramstage-y += gpio.c
|
2016-03-29 07:57:26 +02:00
|
|
|
ramstage-y += ../common/rk808.c
|
2016-03-23 12:35:46 +01:00
|
|
|
ramstage-y += ../common/pwm.c
|
2014-09-19 08:51:52 +02:00
|
|
|
ramstage-y += vop.c
|
|
|
|
ramstage-y += edp.c
|
2015-04-29 17:08:12 +02:00
|
|
|
ramstage-y += hdmi.c
|
2014-09-19 08:51:52 +02:00
|
|
|
ramstage-y += display.c
|
2016-03-29 07:57:26 +02:00
|
|
|
ramstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c
|
2014-08-26 11:31:28 +02:00
|
|
|
|
2016-03-29 07:57:26 +02:00
|
|
|
CPPFLAGS_common += -Isrc/soc/rockchip/rk3288/include
|
|
|
|
CPPFLAGS_common += -Isrc/soc/rockchip/common/include
|
2014-10-20 22:14:55 +02:00
|
|
|
|
2014-08-26 11:31:28 +02:00
|
|
|
$(objcbfs)/bootblock.bin: $(objcbfs)/bootblock.raw.bin
|
|
|
|
@printf "Generating: $(subst $(obj)/,,$(@))\n"
|
|
|
|
@mkdir -p $(dir $@)
|
2016-03-02 09:02:45 +01:00
|
|
|
@$(IDBTOOL) --from=$< --to=$@ --enable-align --chip=RK32
|
2015-04-27 23:03:57 +02:00
|
|
|
|
|
|
|
endif
|