2008-08-20 15:41:24 +02:00
|
|
|
/*
|
|
|
|
* inteltool - dump all registers on an Intel CPU + chipset based system.
|
|
|
|
*
|
2010-04-27 08:56:47 +02:00
|
|
|
* Copyright (C) 2008-2010 by coresystems GmbH
|
2010-10-24 15:50:13 +02:00
|
|
|
* Copyright (C) 2009 Carl-Daniel Hailfinger
|
2010-04-27 08:56:47 +02:00
|
|
|
*
|
2008-08-20 15:41:24 +02:00
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <stdint.h>
|
2009-09-01 11:52:14 +02:00
|
|
|
|
|
|
|
#if defined(__GLIBC__)
|
2008-12-04 16:18:20 +01:00
|
|
|
#include <sys/io.h>
|
2009-09-01 11:52:14 +02:00
|
|
|
#endif
|
|
|
|
#if (defined(__MACH__) && defined(__APPLE__))
|
2011-03-18 23:53:38 +01:00
|
|
|
/* DirectHW is available here: http://www.coreboot.org/DirectHW */
|
2009-09-01 11:52:14 +02:00
|
|
|
#define __DARWIN__
|
2011-03-18 23:08:39 +01:00
|
|
|
#include <DirectHW/DirectHW.h>
|
2008-12-04 16:18:20 +01:00
|
|
|
#endif
|
2008-08-20 15:41:24 +02:00
|
|
|
#include <pci/pci.h>
|
|
|
|
|
2010-10-24 15:50:13 +02:00
|
|
|
/* This #include is needed for freebsd_{rd,wr}msr. */
|
|
|
|
#if defined(__FreeBSD__)
|
|
|
|
#include <machine/cpufunc.h>
|
|
|
|
#endif
|
|
|
|
|
2008-08-20 15:41:24 +02:00
|
|
|
#define INTELTOOL_VERSION "1.0"
|
|
|
|
|
|
|
|
/* Tested chipsets: */
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_VENDOR_ID_INTEL 0x8086
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH 0x2410
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH0 0x2420
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH2 0x2440
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH4 0x24c0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH4M 0x24cc
|
2010-12-17 23:34:58 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH5 0x24d0
|
2010-04-21 08:23:19 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH6 0x2640
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH7DH 0x27b0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH7 0x27b8
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH7M 0x27b9
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH7MDH 0x27bd
|
2010-08-17 10:33:44 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_NM10 0x27bc
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH8 0x2810
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH8M 0x2815
|
2010-05-30 14:33:12 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9DH 0x2912
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9DO 0x2914
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9R 0x2916
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9 0x2918
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9M 0x2919
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH9ME 0x2917
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ICH10R 0x3a16
|
2010-06-01 12:04:28 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_SCH_POULSBO_LPC 0x8119
|
2008-08-20 15:41:24 +02:00
|
|
|
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82810 0x7120
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82810DC 0x7122
|
2010-06-17 00:21:19 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82810E_MC 0x7124
|
2010-02-22 12:26:06 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82830M 0x3575
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82845 0x1a30
|
2010-12-17 23:34:58 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82865 0x2570
|
2010-04-21 08:23:19 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82915 0x2580
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82945P 0x2770
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82945GM 0x27a0
|
2010-08-01 17:33:30 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82945GSE 0x27ac
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_PM965 0x2a00
|
2010-07-29 21:25:31 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_Q965 0x2990
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82975X 0x277c
|
2009-11-02 16:01:49 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_82Q35 0x29b0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82G33 0x29c0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82Q33 0x29d0
|
2011-04-04 07:53:19 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_X44 0x29e0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_32X0 0x29f0
|
2010-05-30 14:33:12 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_GS45 0x2a40
|
2009-09-30 19:05:46 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_X58 0x3405
|
2010-06-01 12:04:28 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_SCH_POULSBO 0x8100
|
2010-07-29 21:25:31 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_ATOM_DXXX 0xa000
|
2011-10-30 13:30:36 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_I63XX 0x2670
|
2012-01-08 15:27:18 +01:00
|
|
|
|
2012-07-05 22:53:57 +02:00
|
|
|
#define PCI_DEVICE_ID_INTEL_I5000X 0x25c0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_I5000Z 0x25d0
|
|
|
|
#define PCI_DEVICE_ID_INTEL_I5000V 0x25d4
|
2012-01-08 15:27:18 +01:00
|
|
|
#define PCI_DEVICE_ID_INTEL_I5000P 0x25d8
|
|
|
|
|
2010-07-29 21:25:31 +02:00
|
|
|
/* untested, but almost identical to D-series */
|
|
|
|
#define PCI_DEVICE_ID_INTEL_ATOM_NXXX 0xa010
|
2009-09-30 19:05:46 +02:00
|
|
|
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82443LX 0x7180
|
|
|
|
/* 82443BX has a different device ID if AGP is disabled (hardware-wise). */
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82443BX 0x7190
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82443BX_NO_AGP 0x7192
|
|
|
|
|
|
|
|
/* 82371AB/EB/MB use the same device ID value. */
|
|
|
|
#define PCI_DEVICE_ID_INTEL_82371XX 0x7110
|
2008-08-20 15:41:24 +02:00
|
|
|
|
|
|
|
#define ARRAY_SIZE(a) ((int)(sizeof(a) / sizeof((a)[0])))
|
|
|
|
|
2010-10-24 15:50:13 +02:00
|
|
|
#if !defined(__DARWIN__) && !defined(__FreeBSD__)
|
2008-08-20 15:41:24 +02:00
|
|
|
typedef struct { uint32_t hi, lo; } msr_t;
|
2008-12-04 16:18:20 +01:00
|
|
|
#endif
|
2010-10-24 15:50:13 +02:00
|
|
|
#if defined (__FreeBSD__)
|
|
|
|
/* FreeBSD already has conflicting definitions for wrmsr/rdmsr. */
|
|
|
|
#undef rdmsr
|
|
|
|
#undef wrmsr
|
|
|
|
#define rdmsr freebsd_rdmsr
|
|
|
|
#define wrmsr freebsd_wrmsr
|
|
|
|
typedef struct { uint32_t hi, lo; } msr_t;
|
|
|
|
msr_t freebsd_rdmsr(int addr);
|
|
|
|
int freebsd_wrmsr(int addr, msr_t msr);
|
|
|
|
#endif
|
2008-08-20 15:41:24 +02:00
|
|
|
typedef struct { uint16_t addr; int size; char *name; } io_register_t;
|
|
|
|
|
2011-03-18 23:08:39 +01:00
|
|
|
void *map_physical(uint64_t phys_addr, size_t len);
|
2009-09-01 11:52:14 +02:00
|
|
|
void unmap_physical(void *virt_addr, size_t len);
|
2008-08-20 15:41:24 +02:00
|
|
|
|
|
|
|
unsigned int cpuid(unsigned int op);
|
|
|
|
int print_intel_core_msrs(void);
|
2010-12-17 23:34:58 +01:00
|
|
|
int print_mchbar(struct pci_dev *nb, struct pci_access *pacc);
|
2010-11-27 15:44:19 +01:00
|
|
|
int print_pmbase(struct pci_dev *sb, struct pci_access *pacc);
|
2008-08-20 15:41:24 +02:00
|
|
|
int print_rcba(struct pci_dev *sb);
|
|
|
|
int print_gpios(struct pci_dev *sb);
|
|
|
|
int print_epbar(struct pci_dev *nb);
|
|
|
|
int print_dmibar(struct pci_dev *nb);
|
|
|
|
int print_pciexbar(struct pci_dev *nb);
|
2012-01-08 15:27:18 +01:00
|
|
|
int print_ambs(struct pci_dev *nb, struct pci_access *pacc);
|