.. |
common
|
nb/intel: Factor out common MRC code
|
2016-06-12 12:27:32 +02:00 |
e7501
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
e7505
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
fsp_rangeley
|
header files: Fix guard name comments to match guard names
|
2016-01-18 04:07:53 +01:00 |
fsp_sandybridge
|
northbridge/intel: move mrc_cache definition into a common header
|
2016-03-11 18:56:21 +01:00 |
gm45
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
haswell
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
i440bx
|
northbridge/intel/i440bx: Unify UDELAY selection
|
2016-03-10 16:55:35 +01:00 |
i855
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
i945
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
i3100
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
i5000
|
tree: drop last paragraph of GPL copyright header
|
2015-10-31 21:37:39 +01:00 |
i82810
|
northbridge/intel/i82810: Unify UDELAY selection
|
2016-03-13 00:46:55 +01:00 |
i82830
|
northbridge/intel/i82830: Unify UDELAY selection
|
2016-03-12 22:03:42 +01:00 |
nehalem
|
nb/intel/raminit (native): Read PCI mmio size from devicetree
|
2016-06-12 12:48:44 +02:00 |
pineview
|
intel/pineview: Do not use scratchpad register for ACPI S3
|
2016-07-15 16:57:46 +02:00 |
sandybridge
|
src/northbridge: Capitalize CPU, RAM and ROM
|
2016-07-31 18:28:48 +02:00 |
x4x
|
nb/intel/x4x: Fix CAS latency detection and max memory detection
|
2016-07-27 11:40:33 +02:00 |