2020-04-05 15:46:48 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2014-05-01 01:36:13 +02:00
|
|
|
|
2020-05-02 19:24:23 +02:00
|
|
|
#include <acpi/acpi.h>
|
2019-03-03 07:01:05 +01:00
|
|
|
#include <device/mmio.h>
|
2019-03-01 12:43:02 +01:00
|
|
|
#include <device/pci_ops.h>
|
2014-12-27 06:11:14 +01:00
|
|
|
#include <bootmode.h>
|
2014-05-01 01:36:13 +02:00
|
|
|
#include <console/console.h>
|
|
|
|
|
#include <delay.h>
|
|
|
|
|
#include <device/device.h>
|
|
|
|
|
#include <device/pci.h>
|
|
|
|
|
#include <device/pci_ids.h>
|
|
|
|
|
#include <string.h>
|
|
|
|
|
#include <reg_script.h>
|
2016-08-05 09:20:15 +02:00
|
|
|
#include <drivers/intel/gma/i915.h>
|
2014-05-01 01:36:13 +02:00
|
|
|
#include <drivers/intel/gma/i915_reg.h>
|
2019-10-08 20:56:41 +02:00
|
|
|
#include <drivers/intel/gma/libgfxinit.h>
|
2017-10-18 19:27:25 +02:00
|
|
|
#include <drivers/intel/gma/opregion.h>
|
2014-10-20 22:46:39 +02:00
|
|
|
#include <soc/cpu.h>
|
2015-01-31 01:33:43 +01:00
|
|
|
#include <soc/pm.h>
|
2014-10-20 22:46:39 +02:00
|
|
|
#include <soc/ramstage.h>
|
|
|
|
|
#include <soc/systemagent.h>
|
|
|
|
|
#include <soc/intel/broadwell/chip.h>
|
2017-10-17 17:02:29 +02:00
|
|
|
#include <security/vboot/vbnv.h>
|
2016-11-17 06:37:43 +01:00
|
|
|
#include <soc/igd.h>
|
2019-05-15 21:11:39 +02:00
|
|
|
#include <types.h>
|
2014-05-01 01:36:13 +02:00
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
#define GT_RETRY 1000
|
|
|
|
|
enum {
|
|
|
|
|
GT_CDCLK_DEFAULT = 0,
|
|
|
|
|
GT_CDCLK_337,
|
|
|
|
|
GT_CDCLK_450,
|
|
|
|
|
GT_CDCLK_540,
|
|
|
|
|
GT_CDCLK_675,
|
|
|
|
|
};
|
2014-05-01 01:36:13 +02:00
|
|
|
|
2016-11-17 06:37:43 +01:00
|
|
|
static u32 reg_em4;
|
|
|
|
|
static u32 reg_em5;
|
|
|
|
|
|
|
|
|
|
u32 igd_get_reg_em4(void) { return reg_em4; }
|
|
|
|
|
u32 igd_get_reg_em5(void) { return reg_em5; }
|
|
|
|
|
|
2014-05-01 01:36:13 +02:00
|
|
|
struct reg_script haswell_early_init_script[] = {
|
|
|
|
|
/* Enable Force Wake */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa180, 0x00000020),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa188, 0x00010001),
|
2014-10-29 02:15:34 +01:00
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, FORCEWAKE_ACK_HSW, 1, 1, GT_RETRY),
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Enable Counters */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa248, 0x00000016),
|
|
|
|
|
|
|
|
|
|
/* GFXPAUSE settings */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa000, 0x00070020),
|
|
|
|
|
|
|
|
|
|
/* ECO Settings */
|
|
|
|
|
REG_RES_RMW32(PCI_BASE_ADDRESS_0, 0xa180, 0xff3fffff, 0x15000000),
|
|
|
|
|
|
|
|
|
|
/* Enable DOP Clock Gating */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9424, 0x000003fd),
|
|
|
|
|
|
|
|
|
|
/* Enable Unit Level Clock Gating */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9400, 0x00000080),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9404, 0x40401000),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9408, 0x00000000),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x940c, 0x02000001),
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* RC6 Settings
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Wake Rate Limits */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa090, 0x00000000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa098, 0x03e80000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa09c, 0x00280000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa0a8, 0x0001e848),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa0ac, 0x00000019),
|
|
|
|
|
|
|
|
|
|
/* Render/Video/Blitter Idle Max Count */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x02054, 0x0000000a),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x12054, 0x0000000a),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x22054, 0x0000000a),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x1a054, 0x0000000a),
|
|
|
|
|
|
|
|
|
|
/* RC Sleep / RCx Thresholds */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa0b0, 0x00000000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa0b4, 0x000003e8),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa0b8, 0x0000c350),
|
|
|
|
|
|
|
|
|
|
/* RP Settings */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa010, 0x000f4240),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa014, 0x12060000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa02c, 0x0000e808),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa030, 0x0003bd08),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa068, 0x000101d0),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa06c, 0x00055730),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0xa070, 0x0000000a),
|
|
|
|
|
|
|
|
|
|
/* RP Control */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa024, 0x00000b92),
|
|
|
|
|
|
|
|
|
|
/* HW RC6 Control */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa090, 0x88040000),
|
|
|
|
|
|
|
|
|
|
/* Video Frequency Request */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa00c, 0x08000000),
|
|
|
|
|
|
|
|
|
|
/* Set RC6 VIDs */
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x138124, (1 << 31), 0, GT_RETRY),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x138128, 0),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x138124, 0x80000004),
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x138124, (1 << 31), 0, GT_RETRY),
|
|
|
|
|
|
|
|
|
|
/* Enable PM Interrupts */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x4402c, 0x03000076),
|
|
|
|
|
|
|
|
|
|
/* Enable RC6 in idle */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa094, 0x00040000),
|
|
|
|
|
|
|
|
|
|
REG_SCRIPT_END
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct reg_script haswell_late_init_script[] = {
|
|
|
|
|
/* Lock settings */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a248, (1 << 31)),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a004, (1 << 4)),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a080, (1 << 2)),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a180, (1 << 31)),
|
|
|
|
|
|
|
|
|
|
/* Disable Force Wake */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa188, 0x00010000),
|
2014-10-29 02:15:34 +01:00
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, FORCEWAKE_ACK_HSW, 1, 0, GT_RETRY),
|
2014-05-01 01:36:13 +02:00
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa188, 0x00000001),
|
|
|
|
|
|
|
|
|
|
/* Enable power well for DP and Audio */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x45400, (1 << 31)),
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x45400,
|
|
|
|
|
(1 << 30), (1 << 30), GT_RETRY),
|
|
|
|
|
|
|
|
|
|
REG_SCRIPT_END
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct reg_script broadwell_early_init_script[] = {
|
|
|
|
|
/* Enable Force Wake */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa188, 0x00010001),
|
2014-10-29 02:15:34 +01:00
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, FORCEWAKE_ACK_HSW, 1, 1, GT_RETRY),
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Enable push bus metric control and shift */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa248, 0x00000004),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa250, 0x000000ff),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa25c, 0x00000010),
|
|
|
|
|
|
2014-07-31 19:46:57 +02:00
|
|
|
/* GFXPAUSE settings (set based on stepping) */
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* ECO Settings */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa180, 0x45200000),
|
|
|
|
|
|
|
|
|
|
/* Enable DOP Clock Gating */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9424, 0x000000fd),
|
|
|
|
|
|
|
|
|
|
/* Enable Unit Level Clock Gating */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9400, 0x00000000),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9404, 0x40401000),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x9408, 0x00000000),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x940c, 0x02000001),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x1a054, 0x0000000a),
|
|
|
|
|
|
|
|
|
|
/* Video Frequency Request */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa00c, 0x08000000),
|
|
|
|
|
|
2014-07-31 19:46:57 +02:00
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x138158, 0x00000009),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x13815c, 0x0000000d),
|
|
|
|
|
|
2014-05-01 01:36:13 +02:00
|
|
|
/*
|
|
|
|
|
* RC6 Settings
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Wake Rate Limits */
|
|
|
|
|
REG_RES_RMW32(PCI_BASE_ADDRESS_0, 0x0a090, 0, 0),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a098, 0x03e80000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a09c, 0x00280000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a0a8, 0x0001e848),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a0ac, 0x00000019),
|
|
|
|
|
|
|
|
|
|
/* Render/Video/Blitter Idle Max Count */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x02054, 0x0000000a),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x12054, 0x0000000a),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x22054, 0x0000000a),
|
|
|
|
|
|
|
|
|
|
/* RC Sleep / RCx Thresholds */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a0b0, 0x00000000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a0b8, 0x00000271),
|
|
|
|
|
|
|
|
|
|
/* RP Settings */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a010, 0x000f4240),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a014, 0x12060000),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a02c, 0x0000e808),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a030, 0x0003bd08),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a068, 0x000101d0),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a06c, 0x00055730),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a070, 0x0000000a),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a168, 0x00000006),
|
|
|
|
|
|
|
|
|
|
/* RP Control */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa024, 0x00000b92),
|
|
|
|
|
|
|
|
|
|
/* HW RC6 Control */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa090, 0x90040000),
|
|
|
|
|
|
|
|
|
|
/* Set RC6 VIDs */
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x138124, (1 << 31), 0, GT_RETRY),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x138128, 0),
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x138124, 0x80000004),
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x138124, (1 << 31), 0, GT_RETRY),
|
|
|
|
|
|
|
|
|
|
/* Enable PM Interrupts */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0x4402c, 0x03000076),
|
|
|
|
|
|
|
|
|
|
/* Enable RC6 in idle */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa094, 0x00040000),
|
|
|
|
|
|
|
|
|
|
REG_SCRIPT_END
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct reg_script broadwell_late_init_script[] = {
|
|
|
|
|
/* Lock settings */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a248, (1 << 31)),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a000, (1 << 18)),
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x0a180, (1 << 31)),
|
|
|
|
|
|
|
|
|
|
/* Disable Force Wake */
|
|
|
|
|
REG_RES_WRITE32(PCI_BASE_ADDRESS_0, 0xa188, 0x00010000),
|
2014-10-29 02:15:34 +01:00
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, FORCEWAKE_ACK_HSW, 1, 0, GT_RETRY),
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Enable power well for DP and Audio */
|
|
|
|
|
REG_RES_OR32(PCI_BASE_ADDRESS_0, 0x45400, (1 << 31)),
|
|
|
|
|
REG_RES_POLL32(PCI_BASE_ADDRESS_0, 0x45400,
|
|
|
|
|
(1 << 30), (1 << 30), GT_RETRY),
|
|
|
|
|
|
|
|
|
|
REG_SCRIPT_END
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
u32 map_oprom_vendev(u32 vendev)
|
|
|
|
|
{
|
|
|
|
|
return SA_IGD_OPROM_VENDEV;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static struct resource *gtt_res = NULL;
|
|
|
|
|
|
2016-08-05 09:20:15 +02:00
|
|
|
u32 gtt_read(u32 reg)
|
2014-05-01 01:36:13 +02:00
|
|
|
{
|
|
|
|
|
u32 val;
|
2014-12-25 03:43:20 +01:00
|
|
|
val = read32(res2mmio(gtt_res, reg, 0));
|
2014-05-01 01:36:13 +02:00
|
|
|
return val;
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
2016-08-05 09:20:15 +02:00
|
|
|
void gtt_write(u32 reg, u32 data)
|
2014-05-01 01:36:13 +02:00
|
|
|
{
|
2014-12-25 03:43:20 +01:00
|
|
|
write32(res2mmio(gtt_res, reg, 0), data);
|
2014-05-01 01:36:13 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void gtt_rmw(u32 reg, u32 andmask, u32 ormask)
|
|
|
|
|
{
|
|
|
|
|
u32 val = gtt_read(reg);
|
|
|
|
|
val &= andmask;
|
|
|
|
|
val |= ormask;
|
|
|
|
|
gtt_write(reg, val);
|
|
|
|
|
}
|
|
|
|
|
|
2016-08-05 09:20:15 +02:00
|
|
|
int gtt_poll(u32 reg, u32 mask, u32 value)
|
|
|
|
|
{ unsigned int try = GT_RETRY;
|
2014-05-01 01:36:13 +02:00
|
|
|
u32 data;
|
|
|
|
|
|
|
|
|
|
while (try--) {
|
|
|
|
|
data = gtt_read(reg);
|
|
|
|
|
if ((data & mask) == value)
|
|
|
|
|
return 1;
|
|
|
|
|
udelay(10);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
printk(BIOS_ERR, "GT init timeout\n");
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void igd_setup_panel(struct device *dev)
|
|
|
|
|
{
|
2019-07-13 21:16:25 +02:00
|
|
|
config_t *conf = config_of(dev);
|
2014-05-01 01:36:13 +02:00
|
|
|
u32 reg32;
|
|
|
|
|
|
|
|
|
|
/* Setup Digital Port Hotplug */
|
|
|
|
|
reg32 = gtt_read(PCH_PORT_HOTPLUG);
|
|
|
|
|
if (!reg32) {
|
|
|
|
|
reg32 = (conf->gpu_dp_b_hotplug & 0x7) << 2;
|
|
|
|
|
reg32 |= (conf->gpu_dp_c_hotplug & 0x7) << 10;
|
|
|
|
|
reg32 |= (conf->gpu_dp_d_hotplug & 0x7) << 18;
|
|
|
|
|
gtt_write(PCH_PORT_HOTPLUG, reg32);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Setup Panel Power On Delays */
|
|
|
|
|
reg32 = gtt_read(PCH_PP_ON_DELAYS);
|
|
|
|
|
if (!reg32) {
|
|
|
|
|
reg32 = (conf->gpu_panel_port_select & 0x3) << 30;
|
|
|
|
|
reg32 |= (conf->gpu_panel_power_up_delay & 0x1fff) << 16;
|
|
|
|
|
reg32 |= (conf->gpu_panel_power_backlight_on_delay & 0x1fff);
|
|
|
|
|
gtt_write(PCH_PP_ON_DELAYS, reg32);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Setup Panel Power Off Delays */
|
|
|
|
|
reg32 = gtt_read(PCH_PP_OFF_DELAYS);
|
|
|
|
|
if (!reg32) {
|
|
|
|
|
reg32 = (conf->gpu_panel_power_down_delay & 0x1fff) << 16;
|
|
|
|
|
reg32 |= (conf->gpu_panel_power_backlight_off_delay & 0x1fff);
|
|
|
|
|
gtt_write(PCH_PP_OFF_DELAYS, reg32);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Setup Panel Power Cycle Delay */
|
|
|
|
|
if (conf->gpu_panel_power_cycle_delay) {
|
|
|
|
|
reg32 = gtt_read(PCH_PP_DIVISOR);
|
|
|
|
|
reg32 &= ~0xff;
|
|
|
|
|
reg32 |= conf->gpu_panel_power_cycle_delay & 0xff;
|
|
|
|
|
gtt_write(PCH_PP_DIVISOR, reg32);
|
|
|
|
|
}
|
|
|
|
|
|
2019-10-08 20:24:05 +02:00
|
|
|
/* So far all devices seem to use the PCH PWM function.
|
|
|
|
|
The CPU PWM registers are all zero after reset. */
|
|
|
|
|
if (conf->gpu_pch_backlight_pwm_hz) {
|
|
|
|
|
/* For Lynx Point-LP:
|
|
|
|
|
Reference clock is 24MHz. We can choose either a 16
|
|
|
|
|
or a 128 step increment. Use 16 if we would have less
|
|
|
|
|
than 100 steps otherwise. */
|
|
|
|
|
const unsigned int hz_limit = 24 * 1000 * 1000 / 128 / 100;
|
|
|
|
|
unsigned int pwm_increment, pwm_period;
|
|
|
|
|
u32 south_chicken2;
|
|
|
|
|
|
|
|
|
|
south_chicken2 = gtt_read(SOUTH_CHICKEN2);
|
|
|
|
|
if (conf->gpu_pch_backlight_pwm_hz > hz_limit) {
|
|
|
|
|
pwm_increment = 16;
|
2020-03-23 01:33:23 +01:00
|
|
|
south_chicken2 |= 1 << 5;
|
2019-10-08 20:24:05 +02:00
|
|
|
} else {
|
|
|
|
|
pwm_increment = 128;
|
2020-03-23 01:33:23 +01:00
|
|
|
south_chicken2 &= ~(1 << 5);
|
2019-10-08 20:24:05 +02:00
|
|
|
}
|
|
|
|
|
gtt_write(SOUTH_CHICKEN2, south_chicken2);
|
|
|
|
|
|
|
|
|
|
pwm_period = 24 * 1000 * 1000 / pwm_increment / conf->gpu_pch_backlight_pwm_hz;
|
|
|
|
|
/* Start with a 50% duty cycle. */
|
|
|
|
|
gtt_write(BLC_PWM_PCH_CTL2, pwm_period << 16 | pwm_period / 2);
|
|
|
|
|
|
|
|
|
|
gtt_write(BLC_PWM_PCH_CTL1,
|
|
|
|
|
(conf->gpu_pch_backlight_polarity == GPU_BACKLIGHT_POLARITY_LOW) << 29 |
|
|
|
|
|
BLM_PCH_OVERRIDE_ENABLE | BLM_PCH_PWM_ENABLE);
|
2014-05-01 01:36:13 +02:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
static int igd_get_cdclk_haswell(u32 *const cdsel, int *const inform_pc,
|
|
|
|
|
struct device *const dev)
|
2014-05-01 01:36:13 +02:00
|
|
|
{
|
2019-07-13 21:16:25 +02:00
|
|
|
const config_t *const conf = config_of(dev);
|
2014-05-01 01:36:13 +02:00
|
|
|
int cdclk = conf->cdclk;
|
|
|
|
|
|
|
|
|
|
/* Check for ULX GT1 or GT2 */
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
const int devid = pci_read_config16(dev, PCI_DEVICE_ID);
|
|
|
|
|
const int gpu_is_ulx = devid == IGD_HASWELL_ULX_GT1 ||
|
|
|
|
|
devid == IGD_HASWELL_ULX_GT2;
|
2014-05-01 01:36:13 +02:00
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
/* Check for fixed fused clock */
|
|
|
|
|
if (gtt_read(0x42014) & 1 << 24)
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_450;
|
|
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
/*
|
|
|
|
|
* ULX defaults to 337MHz with possible override for 450MHz
|
|
|
|
|
* ULT is fixed at 450MHz
|
|
|
|
|
* others default to 540MHz with possible override for 450MHz
|
|
|
|
|
*/
|
|
|
|
|
if (gpu_is_ulx && cdclk <= GT_CDCLK_337)
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_337;
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
else if (gpu_is_ulx || cpu_is_ult() ||
|
|
|
|
|
cdclk == GT_CDCLK_337 || cdclk == GT_CDCLK_450)
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_450;
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
else
|
|
|
|
|
cdclk = GT_CDCLK_540;
|
2014-05-01 01:36:13 +02:00
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
*cdsel = cdclk != GT_CDCLK_450;
|
|
|
|
|
*inform_pc = gpu_is_ulx;
|
|
|
|
|
return cdclk;
|
2014-05-01 01:36:13 +02:00
|
|
|
}
|
|
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
static int igd_get_cdclk_broadwell(u32 *const cdsel, int *const inform_pc,
|
|
|
|
|
struct device *const dev)
|
2014-05-01 01:36:13 +02:00
|
|
|
{
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
static const u32 cdsel_by_cdclk[] = { 0, 2, 0, 1, 3 };
|
2019-07-13 21:16:25 +02:00
|
|
|
const config_t *const conf = config_of(dev);
|
2014-05-01 01:36:13 +02:00
|
|
|
int cdclk = conf->cdclk;
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
|
|
|
|
|
/* Check for ULX */
|
|
|
|
|
const int devid = pci_read_config16(dev, PCI_DEVICE_ID);
|
|
|
|
|
const int gpu_is_ulx = devid == IGD_BROADWELL_Y_GT2;
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Inform power controller of upcoming frequency change */
|
|
|
|
|
gtt_write(0x138128, 0);
|
|
|
|
|
gtt_write(0x13812c, 0);
|
|
|
|
|
gtt_write(0x138124, 0x80000018);
|
|
|
|
|
|
|
|
|
|
/* Poll GT driver mailbox for run/busy clear */
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
if (gtt_poll(0x138124, (1 << 31), (0 << 31))) {
|
|
|
|
|
*inform_pc = 1;
|
|
|
|
|
} else {
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_450;
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
*inform_pc = 0;
|
|
|
|
|
}
|
2014-05-01 01:36:13 +02:00
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
/* Check for fixed fused clock */
|
|
|
|
|
if (gtt_read(0x42014) & 1 << 24)
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_450;
|
|
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
/*
|
|
|
|
|
* ULX defaults to 450MHz with possible override up to 540MHz
|
|
|
|
|
* ULT defaults to 540MHz with possible override up to 675MHz
|
|
|
|
|
* others default to 675MHz with possible override for lower freqs
|
|
|
|
|
*/
|
|
|
|
|
if (cdclk == GT_CDCLK_337)
|
|
|
|
|
cdclk = GT_CDCLK_337;
|
|
|
|
|
else if (cdclk == GT_CDCLK_450 ||
|
|
|
|
|
(gpu_is_ulx && cdclk == GT_CDCLK_DEFAULT))
|
|
|
|
|
cdclk = GT_CDCLK_450;
|
|
|
|
|
else if (cdclk == GT_CDCLK_540 || gpu_is_ulx ||
|
|
|
|
|
(cpu_is_ult() && cdclk == GT_CDCLK_DEFAULT))
|
2014-05-01 01:36:13 +02:00
|
|
|
cdclk = GT_CDCLK_540;
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
else
|
|
|
|
|
cdclk = GT_CDCLK_675;
|
|
|
|
|
|
|
|
|
|
*cdsel = cdsel_by_cdclk[cdclk];
|
|
|
|
|
return cdclk;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void igd_cdclk_init(struct device *dev, const int is_broadwell)
|
|
|
|
|
{
|
|
|
|
|
u32 dpdiv, cdsel, cdval;
|
|
|
|
|
int cdclk, inform_pc;
|
|
|
|
|
|
|
|
|
|
if (is_broadwell)
|
|
|
|
|
cdclk = igd_get_cdclk_broadwell(&cdsel, &inform_pc, dev);
|
|
|
|
|
else
|
|
|
|
|
cdclk = igd_get_cdclk_haswell(&cdsel, &inform_pc, dev);
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Set variables based on CD Clock setting */
|
|
|
|
|
switch (cdclk) {
|
|
|
|
|
case GT_CDCLK_337:
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
cdval = 337;
|
2014-05-01 01:36:13 +02:00
|
|
|
dpdiv = 169;
|
2016-11-17 06:37:43 +01:00
|
|
|
reg_em4 = 16;
|
|
|
|
|
reg_em5 = 225;
|
2014-05-01 01:36:13 +02:00
|
|
|
break;
|
|
|
|
|
case GT_CDCLK_450:
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
cdval = 449;
|
2014-05-01 01:36:13 +02:00
|
|
|
dpdiv = 225;
|
2016-11-17 06:37:43 +01:00
|
|
|
reg_em4 = 4;
|
|
|
|
|
reg_em5 = 75;
|
2014-05-01 01:36:13 +02:00
|
|
|
break;
|
|
|
|
|
case GT_CDCLK_540:
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
cdval = 539;
|
2014-05-01 01:36:13 +02:00
|
|
|
dpdiv = 270;
|
2016-11-17 06:37:43 +01:00
|
|
|
reg_em4 = 4;
|
|
|
|
|
reg_em5 = 90;
|
2014-05-01 01:36:13 +02:00
|
|
|
break;
|
|
|
|
|
case GT_CDCLK_675:
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
cdval = 674;
|
2014-05-01 01:36:13 +02:00
|
|
|
dpdiv = 338;
|
2016-11-17 06:37:43 +01:00
|
|
|
reg_em4 = 8;
|
|
|
|
|
reg_em5 = 225;
|
2014-05-01 01:36:13 +02:00
|
|
|
default:
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Set LPCLL_CTL CD Clock Frequency Select */
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
gtt_rmw(0x130040, 0xf3ffffff, cdsel << 26);
|
2014-05-01 01:36:13 +02:00
|
|
|
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
if (inform_pc) {
|
|
|
|
|
/* Inform power controller of selected frequency */
|
|
|
|
|
gtt_write(0x138128, cdsel);
|
|
|
|
|
gtt_write(0x13812c, 0);
|
|
|
|
|
gtt_write(0x138124, 0x80000017);
|
|
|
|
|
}
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Program CD Clock Frequency */
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
gtt_rmw(0x46200, 0xfffffc00, cdval);
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Set CPU DP AUX 2X bit clock dividers */
|
|
|
|
|
gtt_rmw(0x64010, 0xfffff800, dpdiv);
|
|
|
|
|
gtt_rmw(0x64810, 0xfffff800, dpdiv);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void igd_init(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
int is_broadwell = !!(cpu_family_model() == BROADWELL_FAMILY_ULT);
|
|
|
|
|
u32 rp1_gfx_freq;
|
|
|
|
|
|
2020-04-26 17:01:25 +02:00
|
|
|
intel_gma_init_igd_opregion();
|
|
|
|
|
|
2014-05-01 01:36:13 +02:00
|
|
|
gtt_res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
|
|
|
if (!gtt_res || !gtt_res->base)
|
|
|
|
|
return;
|
|
|
|
|
|
2020-04-26 19:46:35 +02:00
|
|
|
if (!CONFIG(NO_GFX_INIT))
|
|
|
|
|
pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
|
|
|
|
|
|
2014-05-01 01:36:13 +02:00
|
|
|
/* Wait for any configured pre-graphics delay */
|
2015-05-29 05:18:18 +02:00
|
|
|
if (!acpi_is_wakeup_s3()) {
|
2019-03-06 01:53:33 +01:00
|
|
|
#if CONFIG(CHROMEOS)
|
2019-05-10 06:58:53 +02:00
|
|
|
if (display_init_required())
|
2015-01-31 01:33:43 +01:00
|
|
|
mdelay(CONFIG_PRE_GRAPHICS_DELAY);
|
2014-11-10 22:00:27 +01:00
|
|
|
#else
|
2015-01-31 01:33:43 +01:00
|
|
|
mdelay(CONFIG_PRE_GRAPHICS_DELAY);
|
2014-11-10 22:00:27 +01:00
|
|
|
#endif
|
2015-01-31 01:33:43 +01:00
|
|
|
}
|
2014-05-01 01:36:13 +02:00
|
|
|
|
|
|
|
|
/* Early init steps */
|
|
|
|
|
if (is_broadwell) {
|
|
|
|
|
reg_script_run_on_dev(dev, broadwell_early_init_script);
|
2014-07-31 19:46:57 +02:00
|
|
|
|
|
|
|
|
/* Set GFXPAUSE based on stepping */
|
|
|
|
|
if (cpu_stepping() <= (CPUID_BROADWELL_E0 & 0xf) &&
|
|
|
|
|
systemagent_revision() <= 9) {
|
|
|
|
|
gtt_write(0xa000, 0x300ff);
|
|
|
|
|
} else {
|
|
|
|
|
gtt_write(0xa000, 0x30020);
|
|
|
|
|
}
|
2014-05-01 01:36:13 +02:00
|
|
|
} else {
|
|
|
|
|
reg_script_run_on_dev(dev, haswell_early_init_script);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Set RP1 graphics frequency */
|
|
|
|
|
rp1_gfx_freq = (MCHBAR32(0x5998) >> 8) & 0xff;
|
|
|
|
|
gtt_write(0xa008, rp1_gfx_freq << 24);
|
|
|
|
|
|
|
|
|
|
/* Post VBIOS panel setup */
|
|
|
|
|
igd_setup_panel(dev);
|
|
|
|
|
|
|
|
|
|
/* Initialize PCI device, load/execute BIOS Option ROM */
|
|
|
|
|
pci_dev_init(dev);
|
|
|
|
|
|
|
|
|
|
/* Late init steps */
|
soc/intel/broadwell: Rework IGD's CDClk selection
CDClk selection was wrong in some corner cases (e.g. ULX SKUs) and,
for Broadwell, never took the devicetree config into account.
Rewrite the selection with the following in mind:
o cpu_is_ult() might return `true` for ULX SKUs, too,
o ULX and Broadwell-ULT SKUs can be `overclocked` with additional
cooling, so leave that as devicetree option.
For Haswell, the following frequency selections are valid:
o ULX: 337.5MHz by default, 450MHz optional
o ULT: 450MHz only (maybe 337.5MHz too, documentation varies,
it wasn't selectable before either)
o others: 540MHz by default, 450MHz optional
For Broadwell:
o ULX: 450MHz by default, 337.5MHz / 540MHz optional
o ULT: 540MHz by default, 337.5MHz / 450MHz / 675MHz optional
o others: 667MHz by default, 337.5MHz / 450MHz / 540MHz optional
Side effects: A too high setting in the devicetree results in the
highest possible frequency now, Haswell non-ULT/ULX defaults to 540MHz
instead of 450MHz.
Change-Id: Iec12752f2a47bf4a5ae6077c75790eae9378c1b2
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: https://review.coreboot.org/17768
Tested-by: build bot (Jenkins)
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
2016-12-07 19:29:08 +01:00
|
|
|
igd_cdclk_init(dev, is_broadwell);
|
2017-03-17 18:43:25 +01:00
|
|
|
if (is_broadwell)
|
2014-05-01 01:36:13 +02:00
|
|
|
reg_script_run_on_dev(dev, broadwell_late_init_script);
|
2017-03-17 18:43:25 +01:00
|
|
|
else
|
2014-05-01 01:36:13 +02:00
|
|
|
reg_script_run_on_dev(dev, haswell_late_init_script);
|
2014-05-05 19:42:35 +02:00
|
|
|
|
2014-10-10 01:13:24 +02:00
|
|
|
if (gfx_get_init_done()) {
|
|
|
|
|
/*
|
|
|
|
|
* Work around VBIOS issue that is not clearing first 64
|
|
|
|
|
* bytes of the framebuffer during VBE mode set.
|
|
|
|
|
*/
|
|
|
|
|
struct resource *fb = find_resource(dev, PCI_BASE_ADDRESS_2);
|
|
|
|
|
memset((void *)((u32)fb->base), 0, 64);
|
|
|
|
|
}
|
|
|
|
|
|
2015-05-29 05:18:18 +02:00
|
|
|
if (!gfx_get_init_done() && !acpi_is_wakeup_s3()) {
|
2014-05-05 19:42:35 +02:00
|
|
|
/*
|
|
|
|
|
* Enable DDI-A if the Option ROM did not execute:
|
|
|
|
|
*
|
|
|
|
|
* bit 0: Display detected (RO)
|
|
|
|
|
* bit 4: DDI A supports 4 lanes and DDI E is not used
|
|
|
|
|
* bit 7: DDI buffer is idle
|
|
|
|
|
*/
|
|
|
|
|
gtt_write(DDI_BUF_CTL_A, DDI_BUF_IS_IDLE | DDI_A_4_LANES |
|
|
|
|
|
DDI_INIT_DISPLAY_DETECTED);
|
|
|
|
|
}
|
2017-10-18 19:27:25 +02:00
|
|
|
|
2019-10-08 20:56:41 +02:00
|
|
|
if (CONFIG(MAINBOARD_USE_LIBGFXINIT)) {
|
|
|
|
|
int lightup_ok;
|
|
|
|
|
gma_gfxinit(&lightup_ok);
|
|
|
|
|
gfx_set_init_done(lightup_ok);
|
|
|
|
|
}
|
2014-05-01 01:36:13 +02:00
|
|
|
}
|
|
|
|
|
|
2020-04-25 06:59:21 +02:00
|
|
|
static void gma_generate_ssdt(const struct device *dev)
|
2016-08-05 09:20:15 +02:00
|
|
|
{
|
|
|
|
|
const struct soc_intel_broadwell_config *chip = dev->chip_info;
|
|
|
|
|
|
|
|
|
|
drivers_intel_gma_displays_ssdt_generate(&chip->gfx);
|
|
|
|
|
}
|
|
|
|
|
|
2014-05-01 01:36:13 +02:00
|
|
|
static struct device_operations igd_ops = {
|
2014-12-27 06:11:14 +01:00
|
|
|
.read_resources = &pci_dev_read_resources,
|
2014-05-01 01:36:13 +02:00
|
|
|
.set_resources = &pci_dev_set_resources,
|
|
|
|
|
.enable_resources = &pci_dev_enable_resources,
|
|
|
|
|
.init = &igd_init,
|
|
|
|
|
.ops_pci = &broadwell_pci_ops,
|
2016-08-05 09:20:15 +02:00
|
|
|
.acpi_fill_ssdt = gma_generate_ssdt,
|
2014-05-01 01:36:13 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const unsigned short pci_device_ids[] = {
|
|
|
|
|
IGD_HASWELL_ULT_GT1,
|
|
|
|
|
IGD_HASWELL_ULT_GT2,
|
|
|
|
|
IGD_HASWELL_ULT_GT3,
|
|
|
|
|
IGD_BROADWELL_U_GT1,
|
|
|
|
|
IGD_BROADWELL_U_GT2,
|
|
|
|
|
IGD_BROADWELL_U_GT3_15W,
|
|
|
|
|
IGD_BROADWELL_U_GT3_28W,
|
|
|
|
|
IGD_BROADWELL_Y_GT2,
|
|
|
|
|
IGD_BROADWELL_H_GT2,
|
|
|
|
|
IGD_BROADWELL_H_GT3,
|
|
|
|
|
0,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct pci_driver igd_driver __pci_driver = {
|
|
|
|
|
.ops = &igd_ops,
|
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
|
.devices = pci_device_ids,
|
|
|
|
|
};
|
